fresh bytes
Subscribe Now

Boeing performs drop test of its new space capsule

CST-100-660x674.jpg

The Boeing/Bigelow CST-100 test article being prepared for its drop test from a helicopter. Photo: Boeing

Before you go to space, you have to drop from a helicopter. At least that’s the method Boeing is using to test its new Crew Space Transportation spacecraft over the Nevada desert this week. The aerospace giant is building the capsule as part of the competition to provide astronaut transportation to orbit for NASA. Boeing’s second drop took place yesterday and tested the landing system of the CST-100 including parachute deployment and airbags.

The capsule is rough prototype representing the shape and weight of what will eventually be a seven seat spacecraft designed to take people to the International Space Station. Like two of the other companies competing for the Commercial Crew Development (CCDev) funding from NASA, Boeing is opting for a traditional capsule design which will be perched on top of a rocket. The fourth company in the second phase of the CCDev program, Sierra Nevada Corporation, is designing a lifting body spacecraft that would glide to a landing similar to the space shuttle.
via Wired

Continue reading 

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Improving Chip to Chip Communication with I3C
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Toby Sinkinson from Microchip explore the benefits of I3C. They also examine how I3C helps simplify sensor networks, provides standardization for commonly performed functions, and how you can get started using Microchips I3C modules in your next design.
Feb 19, 2024
10,433 views