feature article archive
Subscribe Now

Image Processing Applications On New Generation FPGAs

The new generation of FPGAs with DSP resource and embedded processors are attracting the interest of the image processing market. With enhanced capabilities most of the DSP processing work can be off loaded from the software program stack to embedded processors and DSP resources on the FPGA to improve performance and reduce the cost of the whole system.

The traditional way of implementing algorithms in software limits the performance because the data is processed serially. Frequency of operation can be increased up to a certain extent to increase the performance or the required data rate … Read More → "Image Processing Applications On New Generation FPGAs"

Fusion Adds ARM

It slices, it dices, and it has flash-memory. It gets your whites whiter, removes those collar rings, and flaunts flexible FPGA fabric. It has more flavor, is less filling, and boasts programmable analog to boot. It softens your hands while you do the dishes and offers a wide selection of pre-configured IP. Now how much would you pay? Well don’t answer that because now, Actel’s already incredible versatile Fusion programmable system chips also pack an available ARM7 processor.

Actel’s claims about Fusion sound like something from one of those impossibly overblown … Read More → "Fusion Adds ARM"

WEPOS Gets to the Point

In the old days, you could use just about any embedded operating system for your point-of-service (POS) installation. If you could load your application onto something akin to a cash-register and provide any level of functionality better than the old mechanical beasts, you could make a good market for your embedded system during the register replacement revolution.

As with the horses, however, the POS OS race is now the purview of specialists.

Microsoft is uniquely positioned to play the specialist role in this market. You see, point of service applications invariably have to talk fluently … Read More → "WEPOS Gets to the Point"

Think You Know Where Structured ASICs Belong?

Over the past couple of years, the notion of Structured ASIC and Platform ASIC architectures, let’s refer to both as Structured ASICs, have received a lot of attention from the chip industry. Structured ASIC proponents tout the concept as a way of getting near-ASIC performance and unit pricing without the high NREs and long and complex design cycles of ASICs. On the other side, skeptics dismiss Structured ASICs as a ploy to save what they consider to be a dying ASIC design industry. In reality, the benefits of Structured ASICs lies somewhere between these two viewpoints – exactly … Read More → "Think You Know Where Structured ASICs Belong?"

SDR Prêt-à-Porter

Just three weeks ago, Xilinx announced the latest version of their PlanAhead software, asserting among other things that they had simplified the daunting task of partial reconfiguration. We listened, and went so far as to include a section on this potentially ground breaking technology in our February 7 article on the subject (see article). We acknowledged our hesitation to get too excited about the idea, feeling that it would take a very brave soul indeed to jump in and give it a try. At the time, it felt like the equivalent of … Read More → "SDR Prêt-à-Porter"

How Soft?

If I use the term “software,” a variety of images might appear in the engineering audience’s mind. A software engineer might think of source code in his or her favorite programming language. A hardware engineer might think of a series of instructions to be executed on a Von Neumann architecture. A system designer might visualize a set of capabilities that are easy to modify in the field.

In high-tech, however, definitions are not well behaved. Things just refuse to stay in their boxes. Over time, inertia builds around a label or concept, only to be upset … Read More → "How Soft?"

How to Avoid PCB Libraries Stifling FPGA Design

FPGA and PCB design teams have begun to leverage the flexibility of FPGA devices to create complex systems while optimizing their PCB design for performance as well as manufacturing costs. The immediate pay-off is a substantial decrease in design cycle time, from weeks to minutes while at the same time eliminating design risks associated with late design changes. The business critical benefit is pure cost savings derived from optimizing the PCB manufacturing process. There are a number of PCB manufacturing optimizations possible as a result of tuning the FPGA/PCB interfaces:

 

< … Read More → "How to Avoid PCB Libraries Stifling FPGA Design"

Upping the Low-Cost Ante

In the good old days, there was just one kind of FPGA – the “big” kind. Big is in quotes, of course, because even today’s most modest, miserly devices are bigger and faster than the best we could muster a decade ago. However, as the high end of FPGA technology rode the rocket of Moore’s Law toward the sky, becoming a viable solution for more and more complex applications, a new creature was born – the low-cost FPGA.

The concept seemed simple enough – “normal” high-end FPGAs were optimized for performance. Nothing was held back … Read More → "Upping the Low-Cost Ante"

Lattice Joins the Fray

The elite party of 90nm high-performance FPGA suppliers has just been crashed. The two big burly guards at the entrance to the VIP room were evidently not paying attention, because Lattice Semiconductor just waltzed right in – as if anybody that wanted to could whip up an FPGA family with 3.4Gbps SerDes transceivers, 2Gbps parallel I/O, up to 115K LUTs, loads of hard IP, and up to 500MHz fabric performance. Did nobody notice those 300mm wafers in their pockets?

For about a year now, only Xilinx and Altera have claimed turf in the 90nm FPGA arena. … Read More → "Lattice Joins the Fray"

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....