feature article
Subscribe Now

Cut DSP Development Time – Get High Performance From C, No Assembly Required

DSP software developers have traditionally converted key performance-critical portions of their algorithms to assembly language because that was considered the only way to achieve high performance when using a DSP core. Every DSP architecture is different – optimized for a different type of data throughput challenge – and programmers need to understand each underlying DSP architecture in order to optimize the code manually using assembly coding techniques.  Thus specialized knowledge is required to achieve effective results.

Assembly programming also locks code into a specific DSP platform by targeting that DSP’s specific instruction set architecture (ISA). The company loses flexibility in choosing cores for future projects that need to reuse code.

Most developers use C to quickly create and test software. Why haven’t they been staying in C, the language that the algorithm was probably developed in?

The answer is simple. Most C compilers cannot efficiently map algorithms to DSP instruction sets aimed at accelerating targeted algorithms.  If the amount of code that needs precise tuning is small, assembly coding can be an acceptable solution.  But as application programs have become larger and more complex and as the number of industry standards has multiplied over the years, the need for a purely C-based solution has escalated.

How can the usage paradigm move from an assembly-level to a C-code level?  This white paper examines the most common first step in that evolution  – the use of C intrinsics. The it discusses the requirements of a truly modern compiler that can offer multiple parallel execution routes for parallelism whatever the algorithm.  Finally it discusses what a totally C-based design flow might look like. 

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Nexperia GaN Power Proliferating in All Things Motor Control/Drive
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Art Gonsky from Nexperia and Amelia Dalton discuss the biggest challenges of electric motors and controllers and how GaN power solutions can help solve these issues. They  also investigate how silicon, silicon carbide and GaN power solutions compare and how Nexperia and NXP technologies can get your next motor control design up and running in no time!     
Mar 25, 2026
30,135 views