editor's blog
Subscribe Now

Sophisticated Variation Modeling

As a newly-developed process is prepared for delivery into the production world, one of the last things that has to happen to effect a transition is the development of compact models for use in design simulation. And, of course, these days, such a model must account for process variations, which means covering the wide range of corners that a process can have to capture the statistics.

We’ve seen some of this before with Solido, but according to newcomer GSS, whom my colleague Dick Selwood explored at some length back when GSS was getting started, most other tools model processes as Gaussian, and the world isn’t actually Gaussian. Also, the existing tools help with simulation, but they don’t create a model.

Well, GSS has now released their tool. It works as a “wrapper” to a simulator, as these tools are wont to do. So it doesn’t do the actual simulation; you pick whatever simulator you want to work with, along with the circuit and model strategy, and the GSS tool creates the corners to be run – on the order of a couple thousand runs. Because of the independence of the runs, this scales perfectly with additional processors; you specify the number of processors and it handles the load management.

It then builds a model with statistical features that no other models have; the model itself has time-dependent capabilities for characteristics that evolve over time. In this manner, they say that it bridges TCAD and production EDA in a way that no other tool does.

They announced their tool in a somewhat indirect fashion, focusing on the possibility of unforeseen SRAM yield issues at the 20-nm node. You can see more about the details of that discussion in their release.

Leave a Reply

featured blogs
Jan 19, 2021
If you know someone who has a birthday or anniversary or some other occasion coming up, you may consider presenting their present in a Prank-O gift box....
Jan 19, 2021
As promised, we'€™re back with some more of the big improvements that are part of the QIR2 update release of 17.4 (HotFix 013). This time, everything is specific to our Allegro ® Package Designer... [[ Click on the title to access the full blog on the Cadence Communit...
Jan 19, 2021
I'€™ve been reading year-end and upcoming year lists about the future trends affecting technology and electronics. Topics run the gamut from expanding technologies like 5G, AI, electric vehicles, and various realities (XR, VR, MR), to external pressures like increased gover...
Jan 14, 2021
Learn how electronic design automation (EDA) tools & silicon-proven IP enable today's most influential smart tech, including ADAS, 5G, IoT, and Cloud services. The post 5 Key Innovations that Are Making Everything Smarter appeared first on From Silicon To Software....

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

Featured Chalk Talk

Maxim's Himalaya uSLIC Portfolio

Sponsored by Mouser Electronics and Maxim Integrated

With form factors continuing to shrink, most engineers are working hard to reduce the number of discrete components in their designs. Power supplies, in particular, are problematic - often requiring a number of large components. In this episode of Chalk Talk, Amelia Dalton chats with John Woodward of Maxim Integrated about how power modules can save board space, improve performance, and help reliability.

Click here for more information about Maxim Integrated Himalaya uSLIC™ MAXM1546x Step-Down Power Modules