editor's blog
Subscribe Now

Veridae Proliferates

Last fall we took a look at Veridae’s Clarus debug tool. At the time, it was positioned to handle SoCs and FPGAs, including multi-FPGA prototype boards.

So when they announced their Corus product at ESC, intended to cover FPGAs, I was confused. To be clear, I’m often confused, and I figured it was just me. But in talking more with Veridae, I found this to be one time when my brain wasn’t taking unpaid time off.

Having spent a lot of years marketing technology, I know from personal experience that’s it’s all too easy to do just that: market technology. And, when you’re a new company, you start talking to prospects and realize that different users have different needs that could be served by what is one technology foundation. So rather than marketing one product that reflects the technology, you end up dividing the job up, crafting different solutions for the different needs, even if they share a lot of code.

Well, that’s what happened with Veridae. The Clarus brief has been reduced: it is now positioned for SoC post-silicon debug. And the new Corus product focuses on FPGAs.

More details in their press release

Leave a Reply

featured blogs
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
Using the bitwise operators in general, and employing them to perform masking operations in particular, can be extremely efficacious....
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

Featured Video

Product Update: New DesignWare® IOs

Sponsored by Synopsys

Join Faisal Goriawalla for an update on Synopsys’ DesignWare GPIO and Specialty IO IP, including LVDS, I2C and I3C. The IO portfolio is silicon-proven across a range of foundries and process nodes, and is ready for your next SoC design.

Click here for more information about DesignWare Embedded Memories, Logic Libraries and Test Videos

Featured Paper

Cryptography: Fundamentals on the Modern Approach

Sponsored by Maxim Integrated

Learn about the fundamental concepts behind modern cryptography, including how symmetric and asymmetric keys work to achieve confidentiality, identification and authentication, integrity, and non-repudiation.

Click here to download the whitepaper

Featured Chalk Talk

0 to 112 (Gbps PAM4) in 5 Seconds

Sponsored by Samtec

With serial connections hitting 112Gbps, we can’t mess around with our interconnect. We need engineered solutions that will keep those eyes open and deliver the signal integrity we need in our high-speed designs. In this episode of Chalk Talk, Amelia Dalton talks with Matt Burns of Samtec about the interconnect options for speeds up to 112Gbs, and Samtec’s Flyover interconnect technology.

Click here to download the Silicon-to-Silicon Solutions Guide