editor's blog
Subscribe Now

Veridae Proliferates

Last fall we took a look at Veridae’s Clarus debug tool. At the time, it was positioned to handle SoCs and FPGAs, including multi-FPGA prototype boards.

So when they announced their Corus product at ESC, intended to cover FPGAs, I was confused. To be clear, I’m often confused, and I figured it was just me. But in talking more with Veridae, I found this to be one time when my brain wasn’t taking unpaid time off.

Having spent a lot of years marketing technology, I know from personal experience that’s it’s all too easy to do just that: market technology. And, when you’re a new company, you start talking to prospects and realize that different users have different needs that could be served by what is one technology foundation. So rather than marketing one product that reflects the technology, you end up dividing the job up, crafting different solutions for the different needs, even if they share a lot of code.

Well, that’s what happened with Veridae. The Clarus brief has been reduced: it is now positioned for SoC post-silicon debug. And the new Corus product focuses on FPGAs.

More details in their press release

Leave a Reply

featured blogs
Jul 20, 2024
If you are looking for great technology-related reads, here are some offerings that I cannot recommend highly enough....

featured video

Larsen & Toubro Builds Data Centers with Effective Cooling Using Cadence Reality DC Design

Sponsored by Cadence Design Systems

Larsen & Toubro built the world’s largest FIFA stadium in Qatar, the world’s tallest statue, and one of the world’s most sophisticated cricket stadiums. Their latest business venture? Designing data centers. Since IT equipment in data centers generates a lot of heat, it’s important to have an efficient and effective cooling system. Learn why, Larsen & Toubro use Cadence Reality DC Design Software for simulation and analysis of the cooling system.

Click here for more information about Cadence Multiphysics System Analysis

featured paper

Navigating design challenges: block/chip design-stage verification

Sponsored by Siemens Digital Industries Software

Explore the future of IC design with the Calibre Shift left initiative. In this paper, author David Abercrombie reveals how Siemens is changing the game for block/chip design-stage verification by moving Calibre verification and reliability analysis solutions further left in the design flow, including directly inside your P&R tool cockpit. Discover how you can reduce traditional long-loop verification iterations, saving time, improving accuracy, and dramatically boosting productivity.

Click here to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
4,595 views