industry news
Subscribe Now

Market-Leading J-Trace PRO Now Enables Live Profiling & Code Coverage

Hilden, Germany – September 15th 2016 – SEGGER has made enhancements to its J-Trace PRO and Ozone debugger products. The new functionality incorporated will enable continuous trace, endless streaming and live analysis of application trace data for ARM Cortex-M projects. This updated solution presents engineering professionals with the most effective tool for code coverage and code profiling to be found on the market, as the analysis data is taken from firmware running on the intended target hardware.

Code coverage is a must-have for complex embedded systems using stacks such as Ethernet or USB. The continuous stream of trace data provided by J-Trace PRO permits complete code coverage analysis over unlimited periods of time. This is highly suitable for capturing even the most intermittent application failures, whether they occur within hours or over the span of many days. The live trace is a non-intrusive data collection method that utilizes ARM’s Embedded Trace Macrocell (ETM). The inclusion of code instrumentation is not required.

The new real-time trace and analysis capabilities of J-Trace PRO can be easily visualized using Ozone, SEGGER’s intuitive debugger. Execution counters are displayed in line with the code and can be tracked down to the instruction level. The counters are updated live in real-time. Code coverage is also shown within Ozone indicating code sections, that may never execute.

Developers benefit from J-Trace PRO while debugging and verifying multi-tasking code behavior. The trace can shed light on hidden code issues and inefficiencies to identify parts of the code which may benefit most from performance optimizations.

The entire system is designed for ease of use – just a few clicks and a full visualization of what the application is doing and where most of the time is spent is rapidly made available. The Ozone debugger can also export gathered trace information, which enables offsite analysis and as evidence with code certification.

J-Trace PRO offers developers a fast and efficient means to identify and resolve real-time system application code defects, ensuring higher productivity and also lowering development risks and costs.

To access more information on the J-Trace PRO endless live trace go to: www.segger.com/jtrace-pro-streaming-trace.html

Full product specifications are available at: https://www.segger.com/jtrace-pro-cortex-m.html 

About J-Link / J-Trace

The SEGGER J-Link / J-Trace is the most popular debug probe family on the market. It is tool chain independent and works with free GDB – based tool chains as well as commercial IDEs. J-Trace PRO works with all currently available Cortex-M devices up to a 300MHz maximum trace clock. It supports tracing on Cortex-M0/M0+/M1/M3/M4/M7 targets. J-Trace PRO also provides all the features of J-Link technology for Cortex-M, such as unlimited flash breakpoints and Monitor Mode Debugging.

With the J-Link family, investments in the debug probe are preserved when changing compiler or even CPU architecture. J-Link supports multiple CPU families; there is no need to buy a new J-Link or new license when switching to a different yet supported CPU family or toolchain. All J-Links are fully compatible to each other, so an upgrade from a lower-end model to a higher-end model is a matter of a simple plug-and-play.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Unlock the Productivity and Efficiency of a Connected Plant
In this episode of Chalk Talk, Amelia Dalton and Patrick Casey from Schneider Electric explore the multitude of benefits that mobility brings to industrial applications. They investigate how Schneider Electric’s Harmony Hub can simplify monitoring and testing, increase operational efficiency and connectivity openness in industrial plants, and how NFC technology can bring new innovation possibilities to IIoT applications.
Apr 23, 2024
1,653 views