industry news
Subscribe Now

Xilinx Ships 16nm Virtex UltraScale+ Devices; Industry’s First High-End FinFET FPGAs

SAN JOSE, Calif.Jan. 28, 2016 /PRNewswire/ — Xilinx, Inc. (NASDAQ:XLNX) today announced first customer shipment of the Virtex® UltraScale+™ FPGA, the industry’s first high-end FinFET FPGA built using TSMC’s 16FF+ process. Xilinx is actively engaged with more than one hundred customers on the UltraScale+ portfolio with design tools, and has already shipped devices and/or boards to over sixty of these customers. The Virtex UltraScale+ devices join the Zynq® UltraScale+ MPSoCs and Kintex® UltraScale+ FPGAs showcasing the availability of all three families of the Xilinx® 16nm portfolio. Virtex UltraScale+ devices build on the success of the Virtex UltraScale family, the industry’s only 20nm high-end FPGAs. With industry leading capabilities like 32G transceivers, PCIe® Gen 4 integrated cores, and UltraRAM on-chip memory technology, the new devices provide the required performance and integration needed for next generation Data Center, 400G and Terabit Wired Communications, Test and Measurement, and Aerospace and Defense markets.

“The successful delivery of our Virtex UltraScale+ FPGA marks the availability of all three UltraScale+ 16nm families, which are already providing more than one hundred customers with the ability to develop next generation designs using cutting edge FinFET-based devices, development boards and tools. Our “Three-Peat” execution – with three consecutive generations of leadership technology at 28nm, 20nm, and now at 16nm – showcases our sustained commitment to being first to market with the most advanced products in our industry,” said Victor Peng, executive vice president and general manager of the Programmable Products Group at Xilinx.

“Large scale data center systems require high-speed data processing, high-bandwidth, and low-latency connections to network and storage systems,” said Jeff Milrod, president and CEO of BittWare. “The early availability of high performance Virtex UltraScale+ devices, will enable us to rapidly meet and deploy leading edge technology addressing the networking, packet processing, storage and acceleration applications required by our customers.”

Availability

Virtex UltraScale+ devices are now shipping. The UltraScale+ portfolio is supported in the current release of the Vivado® Design Suite 2015.4 with over 100 customers actively in development.

To watch a video demonstration of the Virtex UltraScale+ device – the industry’s first high-end FinFET FPGA – visit http://www.xilinx.com/video/fpga/virtex-ultrascale-plus-32-gigabit-gty-power-optimized-transceiver.html.

About The UltraScale+ Portfolio

Building on Xilinx’s technology leadership in 28nm, 20nm, and now 16nm, the broader UltraScale+ portfolio provides 2 – 5x greater system-level performance/watt over 28nm devices. The portfolio is especially well suited for LTE Advanced and early 5G Wireless, Automotive ADAS, Cloud Computing, Industrial Internet-of-Things (IoT), SDN/NFV, and Video/Vision markets.       

About Xilinx

Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, SDN/NFV, Video/Vision, Industrial IoT, and 5G Wireless. For more information, visitwww.xilinx.com

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
20,604 views