industry news
Subscribe Now

Accellera Systems Initiative UVM 1.2 Proceeds to IEEE Standardization

San Jose, Calif., March 2, 2015 – Accellera Systems Initiative (Accellera), the electronics industry organization focused on electronic design automation (EDA) and intellectual property (IP) standards, announced today that the Accellera Universal Verification Methodology (UVM) 1.2 standard is proceeding to IEEE standardization. Already proven in the electronics industry, the UVM standard will benefit from worldwide recognition and formalization, and will undergo the first step toward being language-agnostic with the formation of the P1800.2 working group. This work extends the ability of the UVM standard to improve interoperability and reduce the cost of IP development and reuse for each new electronics project.

The progression of the Accellera UVM standard to the IEEE P1800.2 working group meets the Accellera objective to accelerate standards and is aligned with the partnership between these organizations.  Standardization in the IEEE brings worldwide recognition that is important to many globalized companies. It employs a rigorous development process that tightens the UVM standard and eliminates non-standard APIs formed during the rapid evolution of UVM, furthering the reuse goals of UVM users.  Together, these benefits provide ongoing maintenance and globalization for UVM.

“UVM achieved industry-wide success by following the Accellera standard development approach,” said Tom Alsop, UVM Working Group co-chair. “Our team of Accellera member companies completed several cycles of standard development and reference implementations to create a proven standard. We are excited by the creation of the IEEE P1800.2 working group and look forward to the improvements that will be made to UVM as a result of the rigorous IEEE process.”

A supporting industry quote sheet and FAQ document are available.

About Accellera Systems Initiative

Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please contact us.

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Power Gridlock
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Nov 28, 2023
20,934 views