industry news
Subscribe Now

Register for DVCon 2015 Today!

Louisville, CO – February 2, 2015 – Not to be missed, the 2015 Design and Verification Conference (DVCon) offers the industry’s most comprehensive technical program focused on the design and verification of electronics systems. For attendees wanting more face-to-face interaction, the conference also provides an expo with 35 exhibitors currently lined up, including 9 first timers and 6 companies headquartered outside of the US.  Of the 6 international companies, 2 are exhibiting for the first time.  Because of demand, exhibits will be in both the main exhibit hall, as well as the expanded foyer section.  DVCon, sponsored by Accellera Systems Initiative, will be heldMarch 2-5, 2015 at the DoubleTree Hotel in San Jose, California. 

There will be 12 technical sessions, 10 tutorials, 36 posters, 4 sponsored luncheons and 2 technical panel discussions throughout the conference.  The Keynote address will be given on Tuesday, March 3 at 1:30pm by Dr. Aart de Geus, chairman and co-CEO of Synopsys, and will focus on, “Smart Design from Silicon to Software.” 

Key topic areas covered throughout the conference include:  Low Power, System Design, IP Reuse, Mixed-Signal, Formal and Semi-Formal Techniques, and Debug Strategies. “The technical program offered by DVCon is very rich in content and has very interesting, applicable topics across all spectrums,” stated Ambar Sarkar, PhD, DVCon 2015 program chair. “The papers and posters are focused on the issues engineers are facing today so our attendees will find immediate value in them.  We had a large amount of highly ranked submissions to choose from and are very proud of our program this year.”

The DVCon Expo will be open for three afternoons:  Monday, March 2 from 5:00-7:00pm and Tuesday, March 3 and Wednesday, March 4 from 2:30-6:00pm.  The DVCon Booth Crawl, a popular event added last year, will be held on Monday during expo hours.  Six sponsoring companies will provide food and beverages for attendees. 

To register and view the complete DVCon 2015 schedule, including a list of sessions, tutorials and sponsored luncheons and events, visitwww.dvcon.org.  To view the videos from the DVCon 2014 tutorials, visit http://www.accellera.org/resources/videos/.  Advanced, discounted hotel reservations for attendees and exhibitors ends February 6. 

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored byAccellera Systems Initiative, an independent, not-for profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon, please visit www.dvcon.org. Follow @dvcon on Twitter or to comment, please use #dvcon.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Power Gridlock
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Nov 28, 2023
20,589 views