industry news
Subscribe Now

Orise Tech Adopts SpyGlass® CDC & Constraints

SAN JOSE, Calif. – Sept 4, 2014 – Atrenta Inc., the leading provider of SoC Realization solutions for the semiconductor and consumer electronics industries, today announced that Orise Technology has adopted Atrenta’s SpyGlass CDC (Clock Domain Crossing) and Constraints analysis tool suite to enhance its IC design and verification flow. This addition has helped the team realize a more efficient design workflow which provides high quality and low noise reports of design issues.

“At Orise Tech, we specialize in development of Flat Panel Display drivers and controllers,” said Chia-Yuan Chang, vice president of R&D at Orise technology. “Our customers demand the highest quality ICs with the latest technology on a regular basis. SpyGlass provides an efficient working environment for design analysis and debug, greatly improving our designers’ productivity.”

To meet their critical schedules and quality demands, Orise Tech sought out a robust RTL analysis solution. The primary focus was to detect CDC issues and ensure SDC completeness with easy setup and debug for their engineering teams. A secondary concern was the runtime and memory usage of the solution over their test suite.

The SpyGlass advanced technology, combined with the easy-to-use common interface and extensive dashboard reporting structure provided the ultimate solution for Orise Tech. SpyGlass Lint, CDC and Constraints covered and found more design issues than any other solution. SpyGlass also provided a dashboard report with the highest quality information and the least amount of noise, or irrelevant data. Finally, the runtime was shorter than any other tool while the memory footprint was less, allowing for more runs on their existing computing hardware.

“Atrenta prides itself on a rich multi-domain analysis platform targeted for RTL designers,” said Piyush Sancheti, vice president of marketing at Atrenta. “The combination of our Lint, CDC and Constraints technology in an integrated platform is a perfect example. You must ensure that RTL and SDC are clean going into CDC analysis, and you can do this all in one pass inside SpyGlass. We are thrilled to have Orise Technology adopt our industry leading RTL Signoff solution.”

About Atrenta Inc.

Atrenta’s SpyGlass Predictive Analyzer® significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred fifty companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. And with the addition of BugScope™ verification efficiency is also enhanced, allowing engineers and managers to find the fastest and least expensive path to silicon for complex SoCs.

SpyGlass from Atrenta: Insight. Efficiency. Confidence. www.atrenta.com

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
29,942 views