industry news
Subscribe Now

Synopsys and IIT Bombay Collaborate on Reliability Modeling of Advanced Transistors

MOUNTAIN VIEW, Calif. and MUMBAI, India, June 30, 2014 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, and the Indian Institute of Technology, Bombay, today announced a collaboration to advance the modeling of negative bias temperature instability (NBTI), a key reliability concern for advanced CMOS devices. NBTI has become more critical with the introduction of high-k metal gate (HKMG) processes and is a dominant reliability concern for FinFET devices, contributing to the degradation of threshold voltage, current, transconductance and other electrical parameters. This collaboration will enable leading semiconductor manufacturers to gain insight into NBTI degradation and develop methods to mitigate its effects on FinFETs at the 14-nanometer (nm) node and beyond.

“Our research over the years has helped identify the underlying physical mechanisms contributing to NBTI. We have developed both continuum and stochastic frameworks for predictive DC and AC NBTI modeling in planar transistors. Our collaboration with Synopsys and the implementation of these models in Synopsys’ Sentaurus Device simulator will enable modeling of NBTI in FinFETs for the 14-nanometer node and beyond,” said ProfessorSouvik Mahapatra of IIT Bombay.

Through this collaboration, IIT Bombay will conduct experiments and measurements to characterize NBTI in FinFET devices. The resulting data will be used to enhance and calibrate physical NBTI models in Sentaurus Device, Synopsys’ industry standard TCAD device simulator.

“As 14-nanometer FinFET technology evolves from the development to production phase, many of our customers are concerned about device degradation and reliability caused by NBTI. The combination of IIT Bombay’s proven expertise in NBTI characterization and Synopsys’ expertise in device modeling will allow us to build a stochastic model to address customer needs for simulating and analyzing NBTI effects on FinFET devices,” said Howard Ko, senior vice president and general manager of the Silicon Engineering Group at Synopsys.

About IIT Bombay

Indian Institute of Technology Bombay, the second IIT to be set up in 1958, is recognized worldwide as a leader in the field of engineering education and research. It is reputed for the quality of its faculty and the outstanding caliber of students graduating from its undergraduate and postgraduate programs. The institute has a total of 15 academic departments, ten centers, one school and four Interdisciplinary programs. Over the last five decades, more than 42,000 engineers and scientists have graduated from the institute. It is served by more than 600 faculty members considered not only amongst the best within the country, but are also highly recognized in the world for achievements in the field of education and research.  Today the Institute is recognized as one of the centers of academic excellence in the country. Over the years, there has been dynamic progress at IIT Bombay in both academic and research activities, including a parallel improvement in facilities and infrastructure to keep it on par with the best institutions in the world. Visit: www.iitb.ac.in

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more atwww.synopsys.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Electrical Connectors for Hermetically Sealed Applications
Sponsored by Mouser Electronics and Bel
Many hermetic chambers today require electrical pathways to provide internal equipment with power, data or signals, or to receive data and signals from equipment within the chamber. In this episode of Chalk Talk, Amelia Dalton and Brad Taras from Cinch Connectivity Solutions explore the role that seals and connectors play in the performance of hermetic chambers. They examine the methodologies to determine hermetic seal leaks, the benefits of epoxy hermetic seals, and how Cinch Connectivity’s epoxy-based seals and hermetic connectors can add value to your next design.
Aug 22, 2023
30,164 views