industry news
Subscribe Now

ASSET’s SourcePoint debug and trace tool accelerates software debug of µC/OS – II code

Richardson, TX (April 15, 2014) ?Greater visibility into operating system resources and multithreaded programs accelerates debug and helps software engineers deliver tighter, more robust and higher quality code. With support for the Micriµm® µC/OS-II® real-time operating system (RTOS), ASSET® InterTech?s (www.asset-intertech.com) SourcePoint? debugger gives development engineers multiple views of the execution context at every point in the code.

?Many embedded designers who are developing software for complex systems-on-a-chip (SoC) like those with ARM cores have chosen Micriµm?s µC/OS-II RTOS because of its rich feature set, including its preemptive, real-time deterministic multitasking,? said Larry Osborn, ASSET product manager for SourcePoint. ?In safety-critical applications, for example, deterministic code flow is imperative to ensure the reliability of the software. The challenge developers face is how to get the timing of the code correct. Now, with SourcePoint?s clear visibility into kernel resources, insight into the content of task stacks and views of context switching, developers have the visibility they need to overcome these challenges.? 

SourcePoint lets software engineers select one of the operating system?s resources and context-sensitive debug information is automatically displayed. The selectable resources include threads, timers, queues, semaphores, mutexes (mutual exclusions) and other components of the operating system. 

?The quality and reliability of code are very important to developers. With the SourcePoint debugger on their side, programmers will have a clear view into their µC/OS-II code so they can ensure its robustness,? said Jean Labrasse , chief executive officer of Micriµm. ?We are very excited about working with ASSET and having the SourcePoint debugger as a tool for developers in the µC/OS-II community.? 

While debugging code for a preemptive kernel like the kernel in µC/OS-II, software developers often must determine the cause of a preemption. SourcePoint has a number of capabilities which speed up this process, including a view of the currently running thread at the point where the preemption occurred as well as visibility into the task states of all threads and stack frames. With this insight, the developer will understand the nature of a preemption. Depending on what was discovered through SourcePoint?s enhanced visibility, the designer might decide to insert a semaphore in the code, for example.

Hardware Modules

To serve the needs of different types of design teams working on a wide range of applications, two ASSET hardware modules support the SourcePoint? debugger. The cost-effective Arium LC-500Se is a run-control probe capable of providing application software debug via JTAG. Another hardware module, the Arium LX-1000 Trace Port Analyzer, has two gigabytes of memory where trace results can be stored off-chip.

Pricing and Availability

The ASSET SourcePoint debugger with support for the µC/OS-II operating system is available now from ASSET InterTech and its distributors. Solutions start at $4,950. For product information, call 888-694-6250, fax 972-437-2826, email ASSET directly at ai-info@asset-intertech.com or visit the ASSET Arium web site atwww.arium.com.

About ASSET InterTech

ASSET InterTech is a leading supplier to the electronics industry of tools based on embedded instrumentation. Its SourcePoint debugger and the ScanWorks platform for embedded instruments overcome the limitations of external test and measurement equipment by applying instrumentation embedded in code and semiconductors to debug and validate software and firmware, and to perform design validation and manufacturing test on chips and circuit boards. ASSET’s recent acquisition of Arium (www.arium.com) added a powerful suite of firmware debug and trace tools to the ScanWorks platform. Designers can quickly debug firmware and then diagnose how it interacts with hardware. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080. 

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
24,887 views