industry news
Subscribe Now

Memoir Systems’ Renaissance 4X Delivers Significant Memory Performance And Density Advantages

SANTA CLARA, Calif., October 1, 2012—Memoir Systems Inc., the Semiconductor Intellectual Property (SIP) provider that delivers breakthrough embedded memory performance, today announced the availability of the second offering of its revolutionary commercial products: Renaissance™4X. Based upon the company’s award-winning Algorithmic Memory® technology, Renaissance 4X increases the memory performance of existing embedded memory macros by delivering up to a 4X increase in memory operations per second (MOPS). In addition, it eliminates the need to build custom multiport memories and can reduce area and power requirements by up to 60% compared to conventional physical multiport implementations. By combining Memoir’s patented memory algorithms with silicon-validated single-port/two-port memories, Renaissance 4X can generate memories with any read/write combinations for up to four active ports, easily achieving 4000 MOPS in a 28nm process.

IBM Microelectronics is one of Memoir’s first customers. Robert Busch, senior engineer, IBM, stated, “Innovative technologies, such as IBM’s embedded DRAM, are pushing the performance envelope of system-on-a-chip designs. By working with Memoir, we can offer chip designers a highly efficient memory subsystem for SoCs that provides improved system throughput and fast time-to-market for complex products.”

Renaissance 4X alleviates the need for custom memory solutions and creates a versatile memory portfolio offering of six multiport memory generators that cater to different memory requirements and application needs. Memoir’s product uses standard 6T BIST and DFT methodologies, contains RTL that has been exhaustively verified using formal methodologies, and does not require silicon validation.  Through this combination of benefits, Renaissance 4X provides a significant time-to-market advantage, lowers product development cost and reduces risk.  With Renaissance 4X, customers have flexibility and options not available with custom memory solutions. For instance, memory replication is area inefficient, requires much higher power and only works to increase read performance. On the other hand, custom multiport solutions have higher costs, risks, and require a longer time to market. This means that they are not generally offered by third-party IP suppliers.

“All of the traditional multiport solutions have major shortcomings,” explained Adam Kablanian, CEO of Memoir Systems. “Common amongst them are the high costs, risks and protracted development times that are associated with any custom silicon product. With Renaissance 4X, we are able to deliver a high performance, affordable, easy-to-use and versatile multiport memory solution that can address a wide range of requirements across the industry.”

From an application standpoint, Renaissance 4X meets the data requirements of next-generation SoCs used in networking and communication sub-systems which have aggregated speeds above 400 Gb/s. This means that Renaissance 4X has extensive applicability for memories which require multiple memory accesses per cycle, such as packet buffers, counters, netflow, linked lists, schedulers, lookup tables, etc.  In addition, Renaissance 4X provides multiport memories for shared L2 and L3 cache architectures, for high performance multicore SoCs.

Pricing and Availability 
Renaissance 4X Generators are available now and list pricing starts at $500,000 plus royalties.

About Renaissance 4X 
Renaissance 4X is the second commercially-available product offering from Memoir Systems. Based on the company’s Algorithmic Memory technology, Renaissance 4X introduces a revolutionary alternative to traditional multiport implementations by providing higher performance solutions that can also yield significant power and area savings; reduce overall time-to-market and do not require silicon validation. As with all Memoir products, Renaissance 4X uses algorithms synthesized in hardware to increase the performance of existing embedded memory macros. The company’s technology is implemented as RTL-level IP, and is process, node, and foundry independent. Memoir’s solutions appear as standard embedded memories, and can be readily integrated into existing standard SoC design flows. Renaissance 4X offers six separate memory generators: a 3 port 2R1W, a 3 port 1R2W, a 4 port 3R1W, a 4 port 2R2W, and specialty memories for 3Ror1W and 4Ror1W.

About Memoir Systems, Inc.

Memoir Systems, Inc. is a provider of breakthrough memory technology that is delivered as Semiconductor Intellectual Property (SIP). Memoir’s revolutionary approach to memory design shortens the time required to develop new memories, and can increase the performance of existing memory macros by up to 10X more Memory Operations Per Second (MOPS). The company’s Renaissance family of products provides drop-in replacements for existing embedded memories. These new memories offer increased performance or reduced area and power consumption without sacrificing performance. Memoir’s technology is process, node, and foundry independent, and integrates seamlessly into any existing SoC (ASICs, ASSPs, GPPs and FPGAs) design flow. Memoir Systems is based in Santa Clara, California and has development facilities located in Hyderabad, India and Yerevan, Armenia. For more information, visitwww.memoir-systems.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Improving Chip to Chip Communication with I3C
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Toby Sinkinson from Microchip explore the benefits of I3C. They also examine how I3C helps simplify sensor networks, provides standardization for commonly performed functions, and how you can get started using Microchips I3C modules in your next design.
Feb 19, 2024
10,589 views