industry news
Subscribe Now

EVE Enhances Emulation Platform with Superior Debugging Capabilities

SAN JOSE, CALIF. –– January 25, 2011 –– EVE, the leader in hardware/software co-verification, announced today that it has enhanced the design debugging capabilities of its best-in-class ZeBu emulation platform, setting the standard for advanced system-on-chip (SoC) verification and leaping ahead of traditional emulation.

This capability, never before implemented in standard field programmable gate array (FPGA)-based emulation systems, closes the gap with application specific integrated circuit (ASIC)-based emulators. 

Through a feature called Combinational Signal Access (CSA), ZeBu (for Zero Bugs) users now can generate complete waveforms of their design, enhancing productivity and lowering the cost of ownership.  Using CSA, values of any register transfer level (RTL) net, register or memory in the design are available quickly with unlimited trace depth and without embedding instrumentation or recompiling the design. 

“With CSA, tracing a design bug in large designs of hundreds of millions of ASIC-equivalent gates is no longer a tedious, uncertain and, ultimately, ineffective exercise,” says Lauro Rizzatti, general manager of EVE-USA.  “Early users of this new ZeBu capability confirmed that design bugs can be pinpointed in just a few hours, if not minutes, on the largest designs.”

CSA works in one of two modes:  on-line, when waveforms are generated while the model is running on the emulator; and off-line, when waveforms are generated after the emulation run, enabling the emulator to be used for other applications.  The off-line waveform generation process can be done on the user’s computer and accelerated for very large designs through a proprietary multicore technology.

CSA comes as a standard component to the ZeBu family.  It is available now and, initially, works with zFast, ZeBu Fast Synthesis used with ZeBu emulation systems.  EVE will demonstrate CSA at the Electronic Design and Solution Fair (EDSFair 2011) in Booth #401 January 27- 28 at the Pacifico Yokohama in Kanagawa, Japan.

ZeBu-Server combines the fastest speed of execution with the smallest footprint, and is installed in the verification flow at five of the top six semiconductor companies.  It is used for SoC hardware verification and software development to shorten time to tapeout, improve product quality and eliminate costly respins, while shortening software development time ahead of silicon. 

About EVE

EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation, with installations at nine of the top 10 semiconductor companies.  EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs.  Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics.  Follow EVE on Twitter at www.twitter.com/EVETEAM.  Its United States headquarters are in San Jose, Calif.  Telephone: (408) 457-3200.  Facsimile: (408) 457-3299.  Corporate headquarters are in Palaiseau, France.  Telephone: (33) 1 64.53.27.30.  Fax: (33) 1 64.53.27.40.  Email:  info@eve-team.com.  Website:  www.eve-team.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Industrial Internet of Things (IIoT)
Sponsored by Mouser Electronics and Eaton
In this episode of Chalk Talk, Amelia Dalton and Mohammad Mohiuddin from Eaton explore the components, communication protocols, and sensing solutions needed for today’s growing IIoT infrastructure. They take a closer look at how Eaton's circuit protection solutions, magnetics, capacitors and terminal blocks can help you ensure the success of your next industrial internet of things design.
Jun 14, 2023
36,684 views