fish fry
Subscribe Now

DAC to the Future

IoT, Debug, and Verification at DAC 2016

It’s that time again! This week’s Fish Fry is coming to y’all from the great state of Texas and the heart of the electronic design ecosystem: the Design Automation Conference in Austin. We’re laying out a virtual chuckwagon of DAC bounty. For our first course, we’ll fry up some IP with David Rose of UltraSoC. Next, dig in to delicious debug automation with Daniel Hansson of Verifyter. And finally, you can feast on aromatic ASIC/FPGA verification with Louie DeLuna and Krzysztof Szczur of Aldec. You’ll also want to stick around for our take on the entertaining bits and bobs at this year’s conference and a special News You May Have Missed.

 

 

Download this episode (right click and save)

Links for June 10, 2016

More information about the 2016 Design Automation Conference

More information about UltraSoC

More information about Verifyter

More information about Aldec

Aldec Extends Spectrum of Verification Tools for Use in Digital ASIC Designs

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...