fish fry
Subscribe Now

Looking Forward to a Smarter Life

Take the Smarter Life Challenge

Hold on tight, ladies and gentlemen, as Fish Fry gazes into to the future of our “smart lives” with Dianne Kibbey, Global Head of Community and the organizer of the Smarter Life Challenge at Newark element14. We’ll give you the details of the Smarter Life Challenge, let you know how you can enter, and tell you what you can win. Also this week, our EDA crystal ball shows us an exciting vision of a day when timing closure isn’t such a huge pain in the neck. 

We’re giving everyone one more chance to win a Starter Kit for PIC24F Intelligent Integrated Analog courtesy of Microchip technology. You can enter to win by commenting on this week’s Fish Fry page.

 

Links for October 11, 2013

More Information about Newark element14’s Smarter Life Challenge

New Episode of Chalk Talk – Cadence Tempus Timing Signoff Solution

More Information about the Starter Kit for PIC24F Intelligent Integrated Analog

 

Listen to this episode

Download this episode (right click and save)

Leave a Reply

featured blogs
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...