fish fry
Subscribe Now

Making Memories

Crossbar Unveils RRAM

A change is comin’. Can you feel it? Most of us have been waiting a long time for a change like this to come around the bend, and now it may finally be here. If it’s up to (newly unstealthed) company Crossbar, the non-volatile memory landscape may never look the same again. In this week’s Fish Fry, we investigate the newest in non-volatile memory technology with Crossbar CEO George Minassian. We chat with George about what Crossbar’s new RRAM memory is all about, what applications it can be used for, and how the industry is reacting to this new non-volatile kid on the block.

Also this week, we look at design security in mainstream SoCs and give away an element14 MEMS Sensors Evaluation Kit courtesy of Newark element14.



Click here to enter to win an element14 MEMS Sensors Evaluation Kit with Freescale FRDM-KL25Z Freedom Platform


Listen to this episode

Download this episode (right click and save)


Links for August 16, 2013

More Information about Crossbar

Crossbar Emerges from Stealth-Mode; Unveils Crossbar RRAM Non-Volatile Memory Technology

New Episode of Chalk Talk – What is Security in a Mainstream SoC?

More Information about the element14 MEMS Sensors Evaluation Kit with Freescale FRDM-KL25Z Freedom Platform

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...