Software
Subscribe to EE Journal Daily Newsletter
4 + 9 =

The Biggest SoC/FPGAs

In the decades-long battle between Altera (now part of Intel) and Xilinx, no title has been more hotly contested than “Ours is Biggest.” Way back in the days when real LUTs had 4 inputs, FPGA companies resorted to measuring their density with “system gates” in order to obscure the pathetically small (at the time) amount of logic that could actually be implemented in the programmable … Read More → "The Biggest SoC/FPGAs"

The People’s Processor

The capitalist computing bourgeoisie want to enslave us all with proprietary processing architectures, but the proletariat eventually produces its own processor alternative – an ISA for and by the people, where instruction sets aren’t subject to the whim of the royalty-driven class, and where licensing fees don’t oppress the workers’ BOMs. RISC-V is that ISA – the people’s processor, the unmoving, unwavering instruction set whose implementation carries no … Read More → "The People’s Processor"

Security in Action

“There are risks and costs to action. But they are far less than the long range risks of comfortable inaction.” – John F. Kennedy

In this week’s episode of Fish Fry, we reach down deep into your embedded system code to find exactly where your security measures have fallen short. Andrew Girson (The Barr Group) joins us to discuss the ethical nature of embedded security, … Read More → "Security in Action"

November 20, 2017
November 16, 2017
November 15, 2017
November 10, 2017
November 9, 2017
November 1, 2017
October 30, 2017
October 27, 2017
October 26, 2017
October 25, 2017
October 24, 2017
October 23, 2017
October 18, 2017
October 17, 2017
October 16, 2017
featured blogs
Nov 21, 2017
When plotting waveforms in Virtuoso Visualization and Analysis across sweeps you might want to group plots with the same values together, or display each corner in the same color etc. Of course, you can right-click on the plot and select Copy to or Move to and move the plots ...
Nov 20, 2017
When faced with the need for more of something, one possible solution is expansion. This could take many forms but one simple way is extending it to be greater in size, such as adding the dining room table leaves to fit more people around the Thanksgiving table. Samtec’s...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...
chalk talks
GUI Made Easy: Modernize Your Embedded Application in MinutesIs your embedded application struggling with a 1990s user interface? It doesn’t have to be. Developing a clean, attractive, modern user interfaces can be easy if you have the right tools. In this episode of Chalk Talk, Amelia Dalton chats with Brendon Slade of NXP about how to modernize your embedded application GUI – in … Read More → "GUI Made Easy: Modernize Your Embedded Application in Minutes"
Simulating Systems with PSpiceSimple simulation just doesn't cut it with today's complex board designs. To manage the tradeoff between accuracy and performance, you need a variety of models with multiple levels of abstraction. In this episode of Chalk Talk, Amelia Dalton chats with Parag Choudhary of Cadence Design Systems about simulating with PSpice.
Synplify FPGA SynthesisToday’s FPGAs demand a lot from your design tool environment, particularly when it comes to synthesis. With larger designs, more third-party IP, globally-distributed design teams, and increasing performance and power challenges, the demands on synthesis technology are greater than ever. In this episode of Chalk Talk, Amelia Dalton chats with Joe Mallett of Synopsys about … Read More → "Synplify FPGA Synthesis"
Vivado Design Suite HLx EditionsHigh-level design methods can dramatically increase your productivity. Now that technologies like high-level synthesis (HLS) have gone mainstream, we can make some serious improvements to our FPGA design process. In this episode of Chalk Talk, Amelia Dalton chats with Tim Vanevenhoven of Xilinx about how the new HLx editions of Vivado Design suite are taking high-level design mainstream.
Stratus™ High-Level SynthesisHigh-Level Synthesis (HLS) has been gaining traction in the mainstream for the past couple of years. But, HLS is good for a lot more than just increasing development productivity. In this episode of Chalk Talk, Amelia Dalton chats with David Pursley of Cadence Designs Systems about the new Stratus High-Level Synthesis technology, and how it … Read More → "Stratus™ High-Level Synthesis"
Announcing Indago Debug PlatformDebugging your design should be a lot more sophisticated than a bunch of “printf” statements. But that is exactly what many development teams end up using. In this episode of Chalk Talk, Amelia Dalton chats with Adam Sherer of Cadence Design Systems about the new Indago embedded debug system. It will change the way you … Read More → "Announcing Indago Debug Platform"