Back to Editors' Blog

The 20-nm Drumbeat

by Bryon Moyer

March 15, 2012 at 11:24 AM

A few weeks back we took a look at Cadence’s collaboration with Samsung in readying 28-nm technologies, with 20 nm on the way. Turns out, Samsung has been busy… Mentor has subsequently announced 20-nm DFM capabilities developed with and delivered to Samsung. The focus as announced was on identifying hot spots, pattern-matching layout checks, and yield monitoring.

Meanwhile, Cadence also announced their Encounter improvements for handling the kinds of mammoth designs that will be possible in 20-nm technology. Their emphasis is on optimizing power, performance, and area together – on a global basis, with reduced iterations, and a particular focus on clock optimization.

To a large extent, these represent evolutionary changes to the tools and methodologies (without meaning to minimize the amount of work that might involve). There are no game changers here. But eyes (well, eyes outside the long-term technology development lab) are starting to look beyond 20 nm rather intently now. Which we’ll be looking at shortly.

The Mentor/Samsung announcement is detailed here; the Cadence Encounter one here.

Channels

EDA.

 
    submit to reddit  



Please add a comment

You must be logged in to leave a reply. Login »

Related Articles

The Next Moores Law

What if it Happened Again?

by Kevin Morris

We sit here in our dazed, progress-drunk technology buzz looking back at the half-century rocket ride that transformed not only our industry and engineering profession,...

The Sun Sets on Moores Law

Are FPGAs Harbingers of a New Era?

by Kevin Morris

The title may have put you off. In fact, it probably should have. After all, most of us in the press/analyst community have -...

Multi-Patterning Rollout

Whats Coming When?

by Bryon Moyer

As we continue to try (and succeed at) stuffing more circuity into a tiny space than physics allows without great cleverness, we are drifting more...

From the Cradle to the Cloud

Education Meets High Tech

by Amelia Dalton

This week Fish Fry is all about technological innovation in education. From kindergarten to college, from Malaysia to Texas, we look into recent technological advances...

FPGA-Prototyping Simplified

Cadence Rolls New Protium Platform

by Kevin Morris

System on Chip (SoC) design today is an incredibly complicated collaborative endeavor. By applying the label System to the chips we design, we enter a...


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register