Back to Editors' Blog

The 20-nm Drumbeat

by Bryon Moyer

March 15, 2012 at 11:24 AM

A few weeks back we took a look at Cadence’s collaboration with Samsung in readying 28-nm technologies, with 20 nm on the way. Turns out, Samsung has been busy… Mentor has subsequently announced 20-nm DFM capabilities developed with and delivered to Samsung. The focus as announced was on identifying hot spots, pattern-matching layout checks, and yield monitoring.

Meanwhile, Cadence also announced their Encounter improvements for handling the kinds of mammoth designs that will be possible in 20-nm technology. Their emphasis is on optimizing power, performance, and area together – on a global basis, with reduced iterations, and a particular focus on clock optimization.

To a large extent, these represent evolutionary changes to the tools and methodologies (without meaning to minimize the amount of work that might involve). There are no game changers here. But eyes (well, eyes outside the long-term technology development lab) are starting to look beyond 20 nm rather intently now. Which we’ll be looking at shortly.

The Mentor/Samsung announcement is detailed here; the Cadence Encounter one here.

Channels

EDA.

 
    submit to reddit  



Please add a comment

You must be logged in to leave a reply. Login »

Related Articles

Testing Big-Ass Transistors

Mentors Power Tester Accelerates Diagnosis

by Kevin Morris

We talk a lot about transistors in these pages. But usually our discussions center around billions of microscopic transistors acting in concert. This article is...

Is the Classic Design Chain Broken?

Or Is It Just Another Step in Evolution?

by Dick Selwood

It used to be so simple. A group of chip designers would sit around drinking coffee and gently mulling things over when one would say, ...

Challenged By FinFETs

Ansyss Latest Redhawk Has to Work Harder

by Bryon Moyer

Theres promise, and then theres reality.

The promise of FinFETs has been one of higher performance with lower power than would have...

Baby Got DAC

The Design Automation Conference Returns to the City by the Bay

by Amelia Dalton

Do you know the way to San Francisco? Do you know the way to rows and rows of obscure interesting and innovative point...

Sub-threshold Design

Ambiq and PsiKick Chart a Challenging Path

by Bryon Moyer

Weve been turning it down for years.

Energy consumption has gradually grown as a concern, to the point where its eclipsed performance...

Related Blog Posts

Synopsyss IP Initiative

by Bryon Moyer

Synopsys is taking a holistic view of SoC design using IP, including hardware and software...

Mentor Unifies Verification

by Bryon Moyer

What used to be independent tools now serve a higher-level verification...


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register