March 5, 2012

Cadence Accelerates High-Performance, Giga-scale, 20nm Design with Next-generation Encounter RTL-to-GDSII Flow

Advanced Digital Flow Built to Optimize High-Performance Chips and Drive SoC Performance, Power and Area

SAN JOSE, Calif., March 5, 2012—Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today introduced the latest release of Cadence® Encounter® RTL-to-GDSII flow for high-performance and giga-scale designs, including those at the latest technology node, 20 nanometers. Developed in close collaboration with leading IP and foundry partners and customers, the new RTL-to-GDSII design, implementation and signoff flow enables more efficient development of SoCs, meeting and exceeding the power, performance and area demands of today’s market requirements.

The new RTL-to-GDSII flow builds on established Cadence successes, further advancing its technology leadership in power, performance, and area for the world’s most advanced high-performance, low-power SoC designs. The flow is enabled by Encounter RTL Compiler, Encounter Test, Encounter ECO Designer, Encounter Digital Implementation System, Clock Concurrent Optimization (CCOpt), Encounter Timing System, Encounter Power System, Cadence QRC Extraction, Cadence Physical Verification System, and design for manufacturing technologies.

"The Cadence Encounter RTL-to-GDSII flow enabled us to achieve the chip performance and feature objectives of our 1 GHz ARM® Cortex™-A5 processor-based smartphone platform on time and with greater development efficiency," said Dr. Leo Li, president and CEO of Spreadtrum. "The new flow, with features such as physical-aware synthesis and the GigaOpt engine, enables excellent power-performance-area trade-offs that support the development objectives for our complex designs at advanced process nodes. The 3G low-cost smartphone market in China is expected to experience ongoing rapid growth, and our smartphone platform is now well positioned to capture this market opportunity."

Technical details on high-performance design, implementation and verification will be discussed in detail at the CDNLive! Silicon Valley Cadence user conference March 13-14 in San Jose. Registration is open. Additional details about the latest Encounter digital flow also will be discussed in a series of Cadence-sponsored webinars.

The new Encounter 20-nanometer methodology delivers silicon-proven 20-nanometer capabilities with correct-by-construction double-patterning support, covering capabilities from floorplanning, placement and routing to signoff timing, power and physical verification. This approach improves die area efficiency of 20-nanometer double-patterning designs, and enables more efficient engineering change order (ECO) revisions. Enhancements to the Cadence Physical Verification System provide foundry-qualified 20-nanometer in-design checking and final signoff verification to ensure DRC and double patterning color correctness.

            This latest release of the Encounter RTL-to-GDSII flow also includes the new GigaOpt engine, which uniquely integrates key physical-aware synthesis technology with physical optimization, enabling faster timing closure and better correlated results. It is a highly scalable optimization engine that supports designs featuring leading high-performance processors. By harnessing the power of multiple CPUs, the engine produces results much faster than traditional optimization engines. In addition, the new differentiated CCOpt technology unifies clock tree synthesis with physical optimization, resulting in up to 10 percent improvement in design performance, and up to 30 percent reduction in clock tree power and area.

Another key element of the release is GigaFlex™ technology, a new capability that greatly expands the capacity to handle today’s largest designs of 100 million instances or more. Designers can now achieve full-chip design prototyping goals in just 10 percent of the time required previously, enabling them to uncover potential issues earlier to produce the optimal design floorplan sooner. The GigaFlex technology enables concurrent top-and-block hierarchical design and implementation, reducing iterations and total design cycle time by an order of magnitude. In addition, automated functional ECO technologies accelerate pre- and post-mask ECO changes, which are reduced to hours or days through smart hierarchical design handling.

“We continue to collaborate very closely with our IP and foundry partners and customers to advance our technologies to address the challenges of the high-performance, giga-scale chips at the most advanced geometries,” said Dr. Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. “We are once again demonstrating our commitment to delivering leading technology required to enable the most advanced designs using the most advanced processes.”

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Channels

EDA. Semiconductor.

 
    submit to reddit  

Comments:

You must be logged in to leave a reply. Login »

Related Articles

Middle Child Syndrome

Is 20nm the Forgotten FPGA Node?

by Kevin Morris

28nm is a calm, mature node. Sure, everyone was excited when it was the first to reach modern price, performance, and cost levels. We applauded...

Life Under 20

New Equipment for the 1X Process Nodes

by Bryon Moyer

Were shrinking again. Were moving past the 20-nm node into the 16 or 14 realm (depending on how you or your marketing team counts it)....

A Quantum Computing Milestone

UCSB Team Achieves >99% Reliability

by Bryon Moyer

With most of the articles I write, I try to do more than just parrot what someone else said: I really try to understand what...

The Next Moores Law

What if it Happened Again?

by Kevin Morris

We sit here in our dazed, progress-drunk technology buzz looking back at the half-century rocket ride that transformed not only our industry and engineering profession,...

The Sun Sets on Moores Law

Are FPGAs Harbingers of a New Era?

by Kevin Morris

The title may have put you off. In fact, it probably should have. After all, most of us in the press/analyst community have -...

  • Find more on this topic
  • Industry News RSS
  • Comment on this article
  • Print This

Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register