editor's blog
Subscribe Now

The 20-nm Drumbeat

A few weeks back we took a look at Cadence’s collaboration with Samsung in readying 28-nm technologies, with 20 nm on the way. Turns out, Samsung has been busy… Mentor has subsequently announced 20-nm DFM capabilities developed with and delivered to Samsung. The focus as announced was on identifying hot spots, pattern-matching layout checks, and yield monitoring.

Meanwhile, Cadence also announced their Encounter improvements for handling the kinds of mammoth designs that will be possible in 20-nm technology. Their emphasis is on optimizing power, performance, and area together – on a global basis, with reduced iterations, and a particular focus on clock optimization.

To a large extent, these represent evolutionary changes to the tools and methodologies (without meaning to minimize the amount of work that might involve). There are no game changers here. But eyes (well, eyes outside the long-term technology development lab) are starting to look beyond 20 nm rather intently now. Which we’ll be looking at shortly.

The Mentor/Samsung announcement is detailed here; the Cadence Encounter one here.

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Improving Chip to Chip Communication with I3C
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Toby Sinkinson from Microchip explore the benefits of I3C. They also examine how I3C helps simplify sensor networks, provides standardization for commonly performed functions, and how you can get started using Microchips I3C modules in your next design.
Feb 19, 2024
8,348 views