feature article
Subscribe Now

Building a Better Bridge To Tomorrow

Multi-core, Microservers and NASA’s Open Source Summit

In my Fish Fry this week, I debate the nature of multi-core and examine some new standards that will hopefully make multi-core implementation easier in the future. I also dig into the newest Intel/ARM battle in the world of servers, investigate some fuzzy TSA math and look forward to the first annual NASA Open Source Summit. Also this week, I offer up a new way to create energy (coming to a pond near you) and serve up a brand new nerdy giveaway.

If you like the idea of this new series, be sure to drop a comment in the box below. I appreciate all of your comments so far, and we will be working to enhance the Fish Fry each week – as long as you’re watching.


 

Watch Previous Fish Frys

Fish Fry Links – March 18, 2011

Bryon Moyer’s article: What’s Yours Is Mine – MRAPI Lets You Manage Embedded Resources

Dick Selwood’s article: Fair Trading

Intel and SeaMicro collaboration

More Information on SeaMicro

TSA Math Error

NASA’s Open Source Summit

Duckweed used as fuel

Microchip Technology’s PICkit 3 Debug Express

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...