feature article
Subscribe Now

Getting More Grounded

Cadence PDN Tool Tames Tricky Power Networks

When doing a digital design, the power network is the last thing you want to worry about.  It can’t be that difficult, right?  You got your power and your ground and some big ‘ol FR4 acreage with nothing but copper as far as the eye can see…

Well, nothing but copper and a few vias, actually.  Oh, and this part here where it gets narrow – and this part over here where there seems to be some nasty resonant frequency that drops the output… Wow, our circuit totally doesn’t work.  What’s the deal? 

Trying to debug power delivery network (PDN) problems without specialized tools is like cooking up a voodoo brew using only ingredients from 7-11.  Fortunately, Cadence is coming out with a new set of PDN capabilities in its board design tools that will demystify the situation – a lot.  The PDN Analysis tool will be part of Cadence’s Allegro board design suite, and it will offer a beginning-to-end solution to signal integrity and power analysis right where you need it – where you can do the PCB edits to correct the problems.

At the heart of the analysis engine is a Method of Moments (MoM) full-wave field solver that can quickly identify the eddies and whirlpools of current on your innocent-looking power plane.  The Cadence solver was developed in collaboration with the University of Illinois at Urbana Champaign.  The MoM solver is only a part of a broad-based set of capabilities Cadence is throwing at PDN analysis, however.  The flow is designed to allow you to analyze, edit, and then re-analyze quickly – and with selectable degrees of coarseness depending on whether your goal is accuracy or speed of analysis.  

Screen_shot_2011-02-17_at_12.21.13_PM.png

Current direction with arrows.  (Image courtesy of Cadence)

The idea is to locate “hot spots” of current and temperature in your layout and to guide the stackup design plane/shape split scheme.  It will also help you get your decoupling capacitors “just right” so you don’t over- or under-decap your board.  With this tool, you’ll be able to throw out the “needs more cowbell” method of decoupling cap design in favor of something a little more scientific.

The trickiest part, of course, is finding and fixing problems with resonant frequencies in your design.  Here is where the analysis technology really shines.  The tool can give both early, pre-layout feedback on resonant frequencies and detailed analysis of layouts.  If you’re into fancy visualizations (they really impress the boss) the built-in graphing capabilities assure that there will be bunches of beautiful PowerPoint slides for project review meetings.

Screen_shot_2011-02-17_at_12.19.35_PM.png

3D visualization (Image courtesy of Cadence)

For now, Cadence is just making a “technology” announcement, but we feel confident that means a “product” announcement will soon follow.  Meanwhile, you’ll just have to calculate those IR drops the old-fashioned way. 

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...