industry news
Subscribe Now

Xfuse, LLC Enters AI Vision Market with New Image Signal Processing (ISP) Technology

Xfuse, LLC will leverage its fully customizable, real-time HDR video ISP technology and intelligent multi-sensor location-aware imaging solutions to deliver hardware and software tools to create the rich data needed to advance next-generation autonomous vehicles, robotics and artificial intelligence applications.

San Mateo, C.A. – July 26, 2022 – Today, Xfuse. LLC, a developer of customizable imaging and video technology, entered the race to develop the next generation of artificial intelligence vision technologies. The Xfuse proprietary high-performance Image Signal Processing (ISP) technology supports multiple different sensor types simultaneously to fuse data-rich HDR video in real-time with minimal latency. These location aware data streaming technologies from the Xfuse Phoenix HDR ISP offer both in-house and independent engineers’ complete control over the critical imaging pipeline necessary to rapidly advance self-aware robotics, autonomous guided vehicles, machine vision, and more.

To make the advancements necessary for full-autonomous vehicles to safely navigate roads, developers require higher levels of accuracy and reduction of errors in the complex data streaming from multiple sensors. The Xfuse team has more than seven years of expertise developing the real-time ISPs for Multi-Processor System on Chip (MPSoC) devices, multi-sensor guidance modules and their necessary software tools. The Xfuse team’s flagship offering, the Phoenix HDR ISP, will enable developers to fuse video data with output from multiple non-image sensors like thermal, GPS, Lidar, radar, gyroscope, as well as other Xfuse software and tools.

“Our proprietary ISP offers engineers full control over the complete imaging pipeline to fuse data streaming from an array of imaging and non-imaging sensors in real-time,” said Alfred Zee, President and CEO of Xfuse, LLC. “The market for autonomous mobility of all types is currently dominated by a few very large companies and is expected to grow to $675B by 2030. By offering our technology to both in-house development teams and independent developers, we are helping them streamline their time to market and lowering development costs for the next generation of autonomous vision applications.”

Flagship Phoenix HDR ISP

The Xfuse Phoenix HDR ISP is a fully programmable ISP delivering the flexibility developers need to drive the next generation of autonomous machine vision technologies. Customizable to each developers’ individual needs, Phoenix can process imaging and non-imaging data from numerous sensors regardless of brand, resolution, or color filter array (CFA). Ideal for developers seeking ultra-fast response times in real-time HDR video signals, Phoenix processes video with extremely low latency and no external DRAM or frame buffers. The ISP runs exclusively in the FPGA fabric to free on-chip CPU and GPU computing for improved AI functionality. The Phoenix ISP will be rolled out to developer platforms soon.

For more information on Xfuse, LLC and the new Phoenix ISP, please visit

About Xfuse, LLC

Headquartered in San Mateo, C.A., Xfuse, LLC is a developer of customizable imaging and video technology powering the next generation of artificial intelligent applications. The company’s proprietary High Dynamic Range (HDR) Image Signal Processing (ISP) technology provides developers with complete control over the critical imaging pipeline necessary to advance self-aware robotics, autonomous guided vehicles, machine vision, and more. Able to fuse numerous data streams from imaging and non-imaging sensors in real-time, Xfuse ISPs are available to both in-house development teams and independent developers alike. For more information on Xfuse, LLC please visit:

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured webinar

Rapid Learning: Purpose-Built MCU Software Tools for Data-Driven Embedded IoT Systems

Sponsored by ITTIA

Are you developing an MCU application that captures data of all kinds (metrics, events, logs, traces, etc.)? Are you ready to reduce the difficulties and complications involved in developing an event- and data-centric embedded system? This webinar will quickly introduce you to excellent MCU-specific software options for developing your next-generation data-driven IoT systems. You will also learn how to recognize and overcome data management obstacles. Register today as seats are limited!

Register Now!

featured chalk talk

dsPIC33CH DSCs: Two dsPIC33Cs on a Single Chip
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Vijay Bapu from Microchip and Amelia Dalton explore the benefits of dual core digital signal controllers. They discuss the key specifications to keep in mind when it comes to single core and dual core DSCs and how you can reduce your development time, save board space and cost and keep the performance and isolation you need with Microchip’s dsPIC33CH DSCs.
Jan 24, 2023