industry news
Subscribe Now

X-FAB Announces Upgrade to its Substrate Coupling Analysis Tool to Include BCD-on-SOI Process

Tessenderlo, Belgium – April 20, 2022

X-FAB Silicon Foundries SE, the leading analog/mixed-signal and specialty foundry, has expanded the scope of its SubstrateXtractor tool, via which unwanted substrate coupling effects can be examined. It is the first foundry worldwide to offer this analysis function for a BCD-on-SOI process. With the company’s XT018 180 nm BCD-on-SOI technology now being supported, X-FAB complements the XH018 and XP018 180 nm bulk CMOS processes that the tool was originally designed for. Through use of the new SubstrateXtractor version, accelerated SOI-related product development can be achieved, avoiding the need for multiple iterations.

The initial SubstrateXtractor, which X-FAB developed in collaboration with EDA partner PN Solutions (and is based on its widely used PNAware product), was released in 2019. Using it, customers have been able to address the coupling issues caused by interactions between active and passive elements within semiconductor substrates (whether these elements are part of the circuit itself or present parasitically). This has been highly advantageous, resulting in quicker time to market for customer projects. Support for SOI processes is built on the PNAwareRC tool by PN Solutions and further increases the capabilities of the platform and broadens its appeal.

The BOX/DTI features of X-FAB’s XT018 process enable isolation of constituent functional blocks on the chip from each other. This can apply to sensitive analog blocks needing to be decoupled from digital blocks, or low noise amplifiers that must be isolated from high-voltage driver circuits. It also makes multi-channel implementations much easier, as circuits in XT018 are effectively placed in their own separate substrate, thereby reducing crosstalk.

The ability of SubstrateXtractor to analyze substrate couplings in SOI-based integrated circuits will be invaluable. Though active silicon islands in SOI processes can be completely dielectrically isolated by BOX and DTI, passive R and C couplings may still be present. Using this updated tool, a passive RC network can be extracted for lateral and vertical coupling paths resulting from DTI and BOX. These passive coupling networks can be simulated, in order to assess what impact they will have on the integrated circuit. Key applications for this additional post-layout extraction will be the high-current and high-voltage devices used in industrial and automotive systems.

“Mitigation of substrate coupling is a challenging task, and through support for the extraction of parasitic elements relating to our XT018 BCD-on-SOI process, customers will be able to simulate the coupling of circuit blocks and identify interferences that will be detrimental to performance,” states Lars Bergmann, Director of Design Support at X-FAB. “This will be of particular interest in situations where there are very large interference voltages involved or for high frequencies in the single-digit GHz range.”

About X-FAB
X-FAB is the leading analog/mixed-signal and MEMS foundry group manufacturing silicon wafers for automotive, industrial, consumer, medical and other applications. Its customers worldwide benefit from the highest quality standards, manufacturing excellence and innovative solutions by using X-FAB’s modular CMOS and SOI processes in geometries ranging from 1.0 µm to 130 nm, and its special silicon carbide and MEMS long-lifetime processes. X-FAB’s analog-digital integrated circuits (mixed-signal ICs), sensors and micro-electro-mechanical systems (MEMS) are manufactured at six production facilities in Germany, France, Malaysia and the U.S. X-FAB employs more than 4,000 people worldwide. www.xfab.com

Leave a Reply

featured blogs
Mar 28, 2024
'Move fast and break things,' a motto coined by Mark Zuckerberg, captures the ethos of Silicon Valley where creative disruption remakes the world through the invention of new technologies. From social media to autonomous cars, to generative AI, the disruptions have reverberat...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
13,846 views