industry news
Subscribe Now

Tiempo Secure’s TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries’ 22FDX technology node

Grenoble, France – March 12, 2024 – Tiempo Secure’s certified TESIC RISC-V Secure Element was implemented in GlobalFoundries’ (GF) 22FDX® platform with MRAM, after a rigorous characterization process. The Secure Element also passed the CC EAL5+ AVA_VAN.5 security assessment testing with the ITSEF SERMA laboratory. GF’s industry leading 22FDX (22nm FD-SOI) platform boasts an ultra-low power memory, exceptional  energy efficiency, and embedded MRAM technology.  

Tiempo Secure leveraged its long-standing know-how in Secure IP, to adapt its TESIC  design to the 22FDX technology process node. The TESIC platform has a secure architecture based on a RISC-V CPU core, memories including (ROM, RAM, Cache,  Crypto-RAM, and MRAM non-volatile memory), random number generators, security  sensors, and secure crypto-accelerators, capable of supporting various types of  symmetrical and asymmetrical cryptographic algorithms. This provides a pre-silicon  certified IP solution on GF’s 22FDX to SoC manufacturers who require a high-end Secure  Element. 

Mikaël Dubreucq, Tiempo Secure’s Global Sales & Marketing Vice President commented,  “The successful integration and characterization of the TESIC RISC-V Secure Element into  the GF 22FDX platform is proof of the unrivaled level of technology and certification  expertise we have in-house. It provides silicon vendors with access to off-the-shelf Secure  Element IP solutions for their chipset designs for IoT and Connectivity applications with  Automotive applications in development. This achievement is also the result of our long term partnership with GlobalFoundries”. 

“This achievement is the result of a very strong collaboration between the teams of experts at GF and Tiempo Secure. It reinforces our commitment to our customers to deliver secure,  reliable, and flexible solutions that empower them to build robust, trustworthy systems,” added Ziv Hammer, Senior Vice President of Design Platforms and Services at GF. 

About Tiempo Secure 

Tiempo Secure is a leading French DeepTech cybersecurity player, specializing in the design of IP solutions and key secure elements, for strategic embedded security systems (IoT, Mobile, Automotive, Medical, Payment, Defense, Smart Grid…). Located near Grenoble and the French Alps, Tiempo is part of the high-tech ecosystem at the heart of Inovallée. Its user-driven innovation mindset and strong international customer base are key to its success. Backed by private investment companies, in a very dynamic cybersecurity market, the company is growing fast to secure the ever-increasing number of connected devices. 

For more information: www.tiempo-secure.com

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Optimize Performance: RF Solutions from PCB to Antenna
Sponsored by Mouser Electronics and Amphenol
RF is a ubiquitous design element found in a large variety of electronic designs today. In this episode of Chalk Talk, Amelia Dalton and Rahul Rajan from Amphenol RF discuss how you can optimize your RF performance through each step of the signal chain. They examine how you can utilize Amphenol’s RF wide range of connectors including solutions for PCBs, board to board RF connectivity, board to panel and more!
May 25, 2023
37,785 views