industry news
Subscribe Now

Tenstorrent Selects Arteris IP for AI High-Performance Computing and Datacenter RISC-V Chiplets

Ncore and FlexNoC interconnect IP enable advanced Tenstorrent RISC-V computing for modular, efficient and performant next-generation AI at scale.

CAMPBELL, Calif. – May 2, 2023 Arteris, Inc. (Nasdaq: AIP), a leading provider of system IP which accelerates system-on-chip (SoC) creation, today announced Tenstorrent has licensed Ncore and FlexNoC interconnect IP for its AI chiplet systems. The flexible network-on-chip (NoC) interconnect meets the demanding time-to-market and performance requirements needed to deliver the future generation of AI solutions for edge devices, edge servers and cloud servers.

Tenstorrent combines AI and RISC-V computing together to deliver highly customized, high-performance chiplet and computing solutions that are tailored to specific workloads and applications. By using chiplets to create modular, scalable systems and RISC-V to design custom processors and accelerators, developers can create cost-effective multi-chip components and server systems that deliver powerful performance and next-level energy efficiency.

“We are happy to share that we are partnering with Arteris to use Ncore and FlexNoC IP in our next-generation product,” said Jim Keller, CEO of Tenstorrent. “The combination of performance and features made it a great choice for both our AI chips and our high-performance RISC-V CPUs. The Arteris team and IP solved our on-chip network problems so we can focus on building our next-generation AI and RISC-V CPU products.”

“Tenstorrent’s next-generation AI computing will further push the envelope on high-end RISC-V deep learning, which requires high-bandwidth, low-latency heterogeneous compute with interconnects to optimize data flow and overall performance,” said K. Charles Janac, president and CEO of Arteris. “Our silicon-proven IP technology is built to meet the demands of such AI and ML solutions, fueling the next wave of innovation.”

Arteris’ cache coherent and non-coherent NoC IPs are highly configurable, ensuring high-performance data movement across CPU workloads. With its advanced features such as congestion management, quality of service (QoS) and error detection and correction, Ncore and FlexNoC enable low-latency, power-efficient communication between CPU clusters, resulting in high performance and productivity.

About Arteris 

Arteris is a leading provider of system IP for the acceleration of system-on-chip (SoC) development across today’s electronic systems. Arteris network-on-chip (NoC) interconnect IP and IP deployment technology enable higher product performance with lower power consumption and faster time to market, delivering better SoC economics so its customers can focus on dreaming up what comes next. Learn more at arteris.com.

About Tenstorrent

Tenstorrent is a next-generation computing company that builds computers for AI. Headquartered in Toronto, Canada, with U.S. offices in Austin, Texas, and Silicon Valley, and global offices in Belgrade, Tokyo, and Bangalore, Tenstorrent brings together experts in the field of computer architecture, ASIC design, advanced systems, and neural network compilers. Tenstorrent is backed by Eclipse Ventures and Real Ventures, among others.  Learn more at tenstorrent.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Improving Chip to Chip Communication with I3C
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Toby Sinkinson from Microchip explore the benefits of I3C. They also examine how I3C helps simplify sensor networks, provides standardization for commonly performed functions, and how you can get started using Microchips I3C modules in your next design.
Feb 19, 2024
9,307 views