industry news
Subscribe Now

Synopsys SiliconSmart Library Characterization Solution Achieves Certification for TSMC N5, N4 and N3 Advanced Processes

Technology Accelerates Delivery of Accurate, Signoff-Quality Libraries for Mobile, Consumer, AI and Automotive Applications

MOUNTAIN VIEW, Calif., Dec. 16, 2021 /PRNewswire/ —

Highlights for this Announcement:

  • The SiliconSmart library characterization core engine, as part of the Synopsys Fusion Design Platform, addresses various process, voltage and temperature (PVT) combinations for advanced-node designs needs
  • Mutual customers can achieve signoff-quality libraries with maximum characterization throughput on available compute resources for accurate, fast signoff

Synopsys, Inc. (Nasdaq: SNPS) today announced its SiliconSmart® library characterization solution has achieved certification from TSMC for the foundry’s N5, N4 and N3 process technologies. A part of the Synopsys Fusion Design Platform™, the SiliconSmart solution is equipped with needed enhancements to support cell library characterization at advanced nodes, accelerating successful digital implementation for mobile/5G, high-performance computing, artificial intelligence (AI), automotive, internet of things (IoT) networks and aerospace and defense applications.

“Certification of the SiliconSmart library characterization solution on our latest process technologies will provide our mutual customers with high confidence of achieving signoff accuracy and faster time-to-market through an accelerated path for TSMC N5, N4 and N3-based designs,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “Our longstanding collaboration with Synopsys is again supporting designers to meet the stringent power and performance requirements and quickly launch their differentiated products to market.”

Library data accuracy has become essential to model increased design complexity at advanced nodes. At the same time, the scale of library characterization has increased many-fold to hundreds of PVT corners on tens of thousands of cores. Yet, synthesis, place-and-route, verification and signoff tools count on having precise model libraries that accurately represent timing, noise and power performance of digital and memory designs.

The SiliconSmart core engine delivers comprehensive library characterization as well as quality assurance capabilities tuned to produce Synopsys PrimeTime® signoff-quality libraries. Its speed and accuracy are essential, as process variability at advanced nodes require both to model effects on timing. SiliconSmart technologies use reference SPICE engines for faster characterization of advanced Liberty™ models used by the PrimeTime static timing analysis solution to account for effects in low-voltage FinFET processes that affect timing. The solution supports advanced industry-standard models including LVF (Liberty Variation Format).

“Customers are experiencing a 3x increase in compute demand from node to node, along with greater PVT combinations challenges,” said Jacob Avidan, senior vice president, Synopsys Silicon Realization Group. “Our SiliconSmart library characterization solution with its core engine successfully provides high-quality, scalable solutions to address customers’ design challenges. This certification is a result of our continued successful collaboration with TSMC on advanced nodes to deliver accurate, high-performing technologies, which will provide our mutual customers with the performance and productivity they need along with an accelerated path to silicon production.”

Availability

The Synopsys SiliconSmart library characterization solution is now available. More information is available at: https://www.synopsys.com/implementation-and-signoff/signoff/siliconsmart.html

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry’s broadest portfolio of application security testing tools and services. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Jan 19, 2022
Explore the importance of system interoperability in hyperscale data centers and why it matters for AI and high-performance computing (HPC) applications. The post Why Interoperability Matters for High-Performance Computing and AI Chip Designs appeared first on From Silicon T...
Jan 19, 2022
2001 was famous for some of the worst security issues (accompanied by obligatory picture of bad guy in a black hoodie): The very first blog post of the year covered SolarWinds. See my post The... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jan 18, 2022
This column should more properly be titled 'Danny MacAskill Meets Elvis Presley Meets Bollywood Meets Cultural Appropriation,' but I can't spell '˜appropriation.'...

featured video

AI SoC Chats: Understanding Compute Needs for AI SoCs

Sponsored by Synopsys

Will your next system require high performance AI? Learn what the latest systems are using for computation, including AI math, floating point and dot product hardware, and processor IP.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Using the MAX66242 Mobile Application, the Basics

Sponsored by Analog Devices

This application note describes the basics of the near-field communication (NFC)/radio frequency identification (RFID) MAX66242EVKIT board and an application utilizing the NFC capabilities of iOS and Android® based mobile devices to exercise board functionality. It then demonstrates how the application enables the user with the ability to use the memory and secure features of the MAX66242. It also shows how to use the MAX66242 with an onboard I2C temperature sensor which demonstrates the energy harvesting feature of the device.

Click to read more

featured chalk talk

Build, Deploy and Manage Your FPGA-based IoT Edge Applications

Sponsored by Mouser Electronics and Intel

Designing cloud-connected applications with FPGAs can be a daunting engineering challenge. But, new platforms promise to simplify the process and make cloud-connected IoT design easier than ever. In this episode of Chalk Talk, Amelia Dalton chats with Tak Ikushima of Intel about how a collaboration between Microsoft and Intel is pushing innovation forward with a new FPGA Cloud Connectivity Kit.

Click here for more information about Terasic Technologies FPGA Cloud Connectivity Kit