industry news
Subscribe Now

Synopsys Boosts 5G SoC Development Productivity with New RF Design Flow for TSMC N6RF Process

With High-Quality, Tightly Integrated RFIC Design Products from Synopsys, Ansys and Keysight, Flow Facilitates Power and Performance Optimizations for N6 Wireless Systems

MOUNTAIN VIEW, Calif., June 16, 2022 /PRNewswire/ — Addressing increasingly complex RFIC design requirements, Synopsys, Inc. (Nasdaq: SNPS) today announced a new RF design flow developed with Ansys and Keysight for the TSMC N6RF process, the most advanced RF CMOS technology that offers significant performance and power efficiency boosts. The flow helps mutual customers achieve power and performance optimizations for 5G chips while also accelerating design productivity for faster time-to-market.

“Our latest collaboration with Synopsys addresses the challenges of next-generation wireless systems, enabling designers to deliver greater connectivity, higher bandwidth, lower latency and better coverage for our increasingly connected world,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “With high-quality, tightly integrated solutions from Synopsys as well as Ansys and Keysight, the new TSMC RF Design Reference Flow for the TSMC N6RF process provides a modern, open approach that enhances productivity for developing these complex ICs.”

To learn more about Synopsys RF design solutions, visit:

Enhancing Bandwidth and Connectivity of Next-Gen Wireless Systems

RFICs for wireless data transmission systems, such as transceivers and RF front-end components, are becoming more complex based on the demands of our connected world. These next-generation wireless systems are expected to deliver higher bandwidth, lower latency and better coverage across more connected devices. To ensure their RFICs can meet these requirements, designers must be able to accurately measure parameters such as RF performance, spectrum, wavelength and bandwidth.

The new RF design reference flow improves design turnaround time with industry-leading circuit simulation and layout productivity performance, as well as accurate electromagnetic (EM) modeling and electromigration/IR-drop (EMIR) analysis. The flow includes the Synopsys Custom Compiler™ design and layout product, Synopsys PrimeSim™ circuit simulation product, Synopsys StarRC™ parasitic extraction signoff product and Synopsys IC Validator™ physical verification product; Ansys VeloceRF™ inductive component and transmission line synthesis product, Ansys RaptorX™ and Ansys RaptorH™, the advanced nanometer electromagnetic (EM) analysis products, and Ansys Totem-SC®; and Keysight’s PathWave RFPro for EM simulation.

“To enable key differentiating advantages for 5G designs, Synopsys continues to deliver robust RF design solutions that integrate electromagnetic synthesis, extraction, design, layout, signoff technologies and simulation workflows,” said Aveek Sarkar, vice president of engineering at Synopsys. “Because of our deep collaboration with TSMC and strong relationships with Ansys and Keysight, our customers can now take advantage of the advanced features within the Synopsys Custom Design Family, using TSMC’s  advanced N6RF technology for 5G applications, to improve productivity and achieve silicon success.”

“RF design customers benefit significantly from the interoperability between Synopsys Custom Compiler and PathWave RFPro in the TSMC reference flow,” said Niels Fache, vice president and general manager of PathWave Software Solutions at Keysight Technologies. “Shifting electromagnetic co-simulation left in the design process enables RF circuit designers to optimize for the parasitic effects in advanced chips and multi-technology modules for 5G and WiFi 6/6E applications. This saves days and sometimes weeks in the simulation workflow, while reducing the risk of costly re-spins in the product development cycle. Our partnership with Synopsys and TSMC gives RF customers the design tools and advanced process technology they need to ensure high performance with first-pass success.”

“Ansys is excited to collaborate with Synopsys and TSMC on an advanced reference flow for RFIC designs,” said Yorgos Koutsoyannopoulos, vice president of research and development at Ansys. “Significant complexity driven by the growing need for 5G and 6G designs, along with advanced process effects at nanometer nodes, pose a big challenge to RFIC designers. Accurately modeling advanced process effects in EM and EMIR analyses is critical to creating first-pass silicon operating from DC to tens of GHz. Working seamlessly with the Synopsys Custom Complier platform, Ansys tools such as VeloceRF, RaptorX, Exalto and Totem-SC have the highest capacity to handle the most challenging designs as well as the ability to model all advanced process effects. They provide an intuitive and easy-to-use flow for the design, optimization and verification of RF design blocks.”

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry’s broadest portfolio of application security testing tools and services. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at

Leave a Reply

featured blogs
Jul 1, 2022
We all look for 100% perfection and want to turn our dreams (expectations) into reality as far as we can. Are you also looking for a magic wand to turn expectation into reality? The story applies to... ...
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Multi-Vendor Extra Long Reach 112G SerDes Interoperability Between Synopsys and AMD

Sponsored by Synopsys

This OFC 2022 demo features Synopsys 112G Ethernet IP interoperating with AMD's 112G FPGA and 2.5m DAC, showcasing best TX and RX performance with auto negotiation and link training.

Learn More

featured paper

3 key considerations for your next-generation HMI design

Sponsored by Texas Instruments

Human-Machine Interface (HMI) designs are evolving. Learn about three key design considerations for next-generation HMI and find out how low-cost edge AI, power-efficient processing and advanced display capabilities are paving the way for new human-machine interfaces that are smart, easily deployable, and interactive.

Click to read more

featured chalk talk

56 Gbps PAM4 Performance in FPGA Applications

Sponsored by Mouser Electronics and Samtec

If you are working on an FPGA design, the choice of a connector solution can be a crucial element in your system design. Your FPGA connector solution needs to support the highest of speeds, small form factors, and emerging architectures. In this episode of Chalk Talk, Amelia Dalton joins Matthew Burns to chat about you can get 56 Gbps PAM4 performance in your next FPGA application. We take a closer look at Samtec’s AcceleRate® HD High-Density Arrays, the details of Samtec’s Flyover Technology, and why Samtec’s complete portfolio of high-performance interconnects are a perfect fit for 56 Gbps PAM4 FPGA Applications.

Click here for more information about Samtec AcceleRate® Slim Body Direct Attach Cable Assembly