industry news
Subscribe Now

sureCore’s ultra-low memory technologies enable designers to create the reality of the metaverse

Sheffield, England 27 June 2022 – Mark Zuckerburg believes so strongly that the future is the metaverse that he changed the name of Facebook to Meta. Suddenly, an old sci-fi word has become the hottest mainstream concept with billions being invested to create its virtual worlds with hardware such as augmented reality smart glasses and full immersion artificial reality goggles.
“Both glasses and goggles have to be lightweight with long battery lives,” explained Paul Wells, sureCore’s founder and CEO. “As designers don’t want to have the latency of sending data back and forth from the cloud to the glasses/goggles, huge amounts of processing have to be done on board which therefore means large amounts of power-hungry memory for image and video manipulation as well as localised high-performance compute. As our innovative memory designs need up to 50% less power than standard, off-the-shelf memory, we believe that our technologies will be the key to successful, wearable, metaverse hardware.”
One of the key challenges, in particular, is building a power efficient frame buffer to drive the displays. These large memory subsystems can be anywhere from 10MByte to 100Mbyte in size and need to support very high data bandwidths. They present a huge power problem for developers. Not only is the dynamic power critical as the displays may need regular updates with video presenting the most power-hungry demands. In addition, having such a large amount of active memory means extremely high leakage currents which, at elevated temperatures, can dominate the power profile. Off-the-shelf memory designs from both foundries and the major IP vendors are most often optimised for area and performance with virtually no consideration for power consumption. This gives a flat, two-dimensional selection space which, rather appropriately for these three-dimensional augmented reality applications, is completely inadequate. sureCore, as part of its bespoke custom memory development service, sureFIT™, has delivered memory sub-system solutions optimised for the three-dimensional design space of Power, Performance and Area (PPA). In one AR customer engagement, sureCore was able to deliver in excess of 40% total power savings compared to off-the-shelf solutions.
Whilst a bespoke solution offers the opportunity to engineer the optimal solution for the target application, sureCore has a range of power-optimised, standard products that deliver market-leading power profiles so urgently needed by these applications. These include Everon™, PowerMiser™, and MiniMiser™. Further details can be found at on sureCore’s product page. Power savings can be realised both at nominal operating voltages and, increasingly importantly, at low to near threshold voltages allowing the application designers to tailor the power profile to the performance requirements. sureCore memories offer single rail, low voltage operation thereby allowing direct logic connection and significantly easing system level design considerations.
“As we have been saying for some time, power is the most important consideration for so many applications. With memory needs relentlessly increasing, developers now have no choice but to look for alternative solutions. sureCore has the technology and can deliver the power savings so desperately needed,” said Paul Wells, CEO.
sureCore — When low power is paramount
sureCore, the ultra-low power, embedded memory specialist, is the low-power innovator who empowers the IC design community to meet aggressive power budgets through a portfolio of ultra-low power memory design services and standard IP products. sureCore’s low-power engineering methodologies and design flows meet the most exacting memory requirements with a comprehensive product and design services portfolio that create clear market differentiation for customers. The company’s low-power product line encompasses a range of close to near-threshold, silicon proven, process-independent SRAM IP.

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Achieving Reliable Wireless IoT
Wireless connectivity is one of the most important aspects of any IoT design. In this episode of Chalk Talk, Amelia Dalton and Brandon Oakes from CEL discuss the best practices for achieving reliable wireless connectivity for IoT. They examine the challenges of IoT wireless connectivity, the factors engineers should keep in mind when choosing a wireless solution, and how you can utilize CEL wireless connectivity technologies in your next design.
Nov 28, 2023
19,881 views