industry news
Subscribe Now

SmartDV’s LPDDR5 IP Clocks 612 MHz in FPGA Functional Test, 1.6GHz at 28nm

Outperforms Competition by 3X During Recent Customer Evaluation

SAN JOSE, CALIF. –– May 6, 2020 –– SmartDV™ Technologies today confirmed its LPDDR5 SDRAM controller design intellectual property (IP) achieved a speed of over 600 megahertz (MHz) in a field programmable gate array (FPGA) functional test and 1.6 gigahertz (GHz) in a 28-nanometer design during a recent competitive evaluation.

The highly configurable LPDDR5 IP scored higher than competitive offerings by delivering faster performance (e.g. clock rate), outperforming the closest competitor by 3X. It demonstrated a smaller footprint due to lower gate count and lower power, as well as lower latency. 

“The recent completion of a technical qualification at a large semiconductor company calibrated the performance of our LPDDR5 controller IP and confirmed its exceptional competitive advantage,” says Deepak Kumar Tala, SmartDV’s managing director. “We’re especially proud of the IP’s high performance that reached 612Mhz. The closest competitor came in at 200Mhz.”

SmartDV’s design IP targets multiple applications such as high-performance computing, networking, wearables, IoT and mobile, and can be rapidly customized to meet specific user needs. In addition to earlier versions of its LPDDR SDRAM controller IP, it supports the JESD209-5 LPDDR5 protocol standard specification. The IP is compatible with DFI 5.0 and supports a variety of host bust interfaces, including AHB, APB, OCP, TileLink, Wishbone, VCI and Avalon PLB. An open, flexible architecture ensures it can be used for any custom bus interface. 

Availability and Pricing

The SmartDV LPDDR5 controller IP is delivered as soft design IP with register transfer level (RTL) source code and a comprehensive test suite that can be implemented in ASIC, system-on-chip (SoC) or FPGA designs. 

Pricing is available upon request.

Email requests for datasheets or more information should be sent to sales@Smart-DV.com 

About SmartDV

SmartDV™ Technologies is the Proven and Trusted choice for Verification and Design IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. SmartDV offers high-quality standard protocol Design and Verification IP for simulation, emulation, field programmable gate array (FPGA) prototyping, post-silicon validation, formal property verification and RISC-V CPU verification. Any of its Design and Verification IP solutions can be rapidly customized to meet specific customer design needs. The result is Proven and Trusted Design and Verification IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. 

Connect with SmartDV at:

Website: www.Smart-DV.com 

Linkedin: https://www.linkedin.com/company/smartdv-technologies/about/ 

Twitter: @SmartDV  

Leave a Reply

featured blogs
Sep 25, 2020
What do you think about earphone-style electroencephalography sensors that would allow your boss to monitor your brainwaves and collect your brain data while you are at work?...
Sep 25, 2020
[From the last episode: We looked at different ways of accessing a single bit in a memory, including the use of multiplexors.] Today we'€™re going to look more specifically at memory cells '€“ these things we'€™ve been calling bit cells. We mentioned that there are many...
Sep 25, 2020
Normally, in May, I'd have been off to Unterschleißheim, a suburb of Munich where historically we've held what used to be called CDNLive EMEA. We renamed this CadenceLIVE Europe and... [[ Click on the title to access the full blog on the Cadence Community site...
Sep 24, 2020
Samtec works with system architects in the early stages of their design to create solutions for cable management which provide even distribution of thermal load. Using ultra-low skew twinax cable to route signals over the board is a key performance enabler as signal integrity...

Featured Video

AI SoC Chats: Memory Interface IP - DDR, LPDDR, HBM, GDDR

Sponsored by Synopsys

When building AI SoCs, how do you choose the optimal memory interface? Learn about the market trends and challenges for DDR, LPDDR, HBM, and GDDR, and how Synopsys DesignWare IP can help.

Click here for more information about DesignWare IP for Amazing AI

Featured Paper

Designing highly efficient, powerful and fast EV charging stations

Sponsored by Texas Instruments

Scaling the necessary power for fast EV charging stations can be challenging. One solution is to use modular power converters stacked in parallel.

Learn More in our technical article

Featured Chalk Talk

Mom, I Have a Digital Twin? Now You Tell Me?

Sponsored by Cadence Design Systems

Today, one engineer’s “system” is another engineer’s “component.” The complexity of system-level design has skyrocketed with the new wave of intelligent systems. In this world, optimizing electronic system designs requires digital twins, shifting left, virtual platforms, and emulation to sort everything out. In this episode of Chalk Talk, Amelia Dalton chats with Frank Schirrmeister of Cadence Design Systems about system-level optimization.

Click here for more information