industry news
Subscribe Now

SmartDV Ships First Design and Verification IP for MIPI RFFE v3.0 Specification

Users Take Delivery on New SmartDV IP as MIPI Alliance Unveils Latest Specification

SAN JOSE, CALIF. –– May 12, 2020 –– SmartDV™ Technologies is the first vendor to deliver Design and Verification intellectual property (IP) supporting the MIPI RF Front End Control Interface (MIPI RFFE) v3.0 specification, shipping it as the MIPI Alliance announced availability.

The SmartDV MIPI RFFE v3.0 protocol portfolio of Design and Verification IP includes simulation IP, assertion IP, post-silicon validation IP and SystemC models, along with RFFE master and slave Design IP. Also part of the portfolio is SimXL™, Synthesizable Transactors for accelerating system-level, system-on-chip (SoC) testing on hardware emulators or field programmable gate array (FPGA) prototyping platforms. In addition to fast porting of simulation tests to emulators and FPGA platforms, SimXL enables early software development on an FPGA platform.

“The new MIPI RFFE 3.0 specification will enable the advance of 5G, a growth opportunity our user community is following quite closely,” says Deepak Kumar Tala, SmartDV’s managing director. “It is critical to us to quickly deliver high-quality Design and Verification IP to meet our users’ exacting needs that match the features and benefits of MIPI RFFE v3.0. That’s why SmartDV continues to be the Proven and Trusted IP vendor.”

A de facto standard interface for control of radio frequency (RF) front-end (FE) subsystems, the new MIPI RFFE v3.0 protocol is designed for tight timing precision and low latencies needed to support 5G. It includes a two-wire interface to control RF subsystems for amplifiers, tuners, switches and filters and enhanced triggering and functionality including timed, mappable and extended triggers.

Availability and Pricing 

The entire SmartDV MIPI RFFE v3.0 protocol portfolio is available now. As with all SmartDV’s Design and Verification IP, its new MIPI RFFE v3.0 protocol Design and Verification IP enables users to get to market quickly and confidently. They are fast, highly configurable and reusable plug-and-play Design and Verification IP solutions for supporting the demanding needs and precision for 5G and other RF applications.

Fast turnaround customization is available. 

Pricing is available upon request. 

Email requests for datasheets or more information should be sent to sales@Smart-DV.com.

About SmartDV

SmartDV™ Technologies is the Proven and Trusted choice for Verification and Design IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. Its high-quality standard protocol Design and Verification IP for simulation, emulation, field programmable gate array (FPGA) prototyping, post-silicon validation, formal property verification, RISC-V verification services can be rapidly customized to meet specific customer design needs. The result is Proven and Trusted Design and Verification IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif. 

Leave a Reply

featured blogs
Sep 25, 2020
What do you think about earphone-style electroencephalography sensors that would allow your boss to monitor your brainwaves and collect your brain data while you are at work?...
Sep 25, 2020
[From the last episode: We looked at different ways of accessing a single bit in a memory, including the use of multiplexors.] Today we'€™re going to look more specifically at memory cells '€“ these things we'€™ve been calling bit cells. We mentioned that there are many...
Sep 25, 2020
Normally, in May, I'd have been off to Unterschleißheim, a suburb of Munich where historically we've held what used to be called CDNLive EMEA. We renamed this CadenceLIVE Europe and... [[ Click on the title to access the full blog on the Cadence Community site...
Sep 24, 2020
Samtec works with system architects in the early stages of their design to create solutions for cable management which provide even distribution of thermal load. Using ultra-low skew twinax cable to route signals over the board is a key performance enabler as signal integrity...

Featured Video

AI SoC Chats: Host Processor Interconnect IP for AI Accelerators

Sponsored by Synopsys

To support host-to-AI accelerator connectivity, AI chipsets can use PCI Express, CCIX, and/or CXL, and each have their benefits. Learn how to find the right interconnect for your AI SoC design.

Click here for more information about DesignWare IP for Amazing AI

Featured Paper

The Cryptography Handbook

Sponsored by Maxim Integrated

The Cryptography Handbook is designed to be a quick study guide for a product development engineer, taking an engineering rather than theoretical approach. In this series, we start with a general overview and then define the characteristics of a secure cryptographic system. We then describe various cryptographic concepts and provide an implementation-centric explanation of physically unclonable function (PUF) technology. We hope that this approach will give the busy engineer a quick understanding of the basic concepts of cryptography and provide a relatively fast way to integrate security in his/her design.

Click here to download the whitepaper

Featured Chalk Talk

Introducing Google Coral

Sponsored by Mouser Electronics and Google

AI inference at the edge is exploding right now. Numerous designs that can’t use cloud processing for AI tasks need high-performance, low-power AI acceleration right in their embedded designs. Wouldn’t it be cool if those designs could have their own little Google TPU? In this episode of Chalk Talk, Amelia Dalton chats with James McKurkin of Google about the Google Coral edge TPU.

More information about Coral System on Module