industry news
Subscribe Now

SLX FPGA 2020.2 Delivers Significant Usability Improvements

New project importer and faster analysis times enable faster time-to-market

San Jose, CA – Jun 30, 2020 – Silexica ( has announced the release of SLX FPGA 2020.2 which includes several usability improvements for new and advanced HLS users. The new Vivado/Vitis HLS project importer quickly and easily enables engineers to import an existing Xilinx HLS project to evaluate and get started with SLX FPGA. Further optimizations in the SLX FPGA analysis engine, combining both static and dynamic analysis, result in 7x faster, on average, analysis time during parallelism detection. Faster analysis time allows for more design space exploration in a shorter amount of time.

“SLX FPGA is an indispensable tool when using high-level synthesis,” said Bertrand Rousseau, CTO of ECSPEC.  “The analysis tools helped us focus on the bottlenecks in our code, and the automated design space exploration allowed us to evaluate many more possibilities than we ever could manually.”

An overview of how SLX FPGA addresses the needs of new and advanced HLS users is demonstrated in Silexica’s latest blog article High-Level Synthesis: How to solve common challenges for new and experienced users. It shows how SLX FPGA empowers a new HLS user to be successful in their first design by providing an understanding of the multiple options to fix synthesizability issues and exploit parallelism successfully. 

Silexica’s recently published white paper, High-level Synthesis: Can it outperform hand-coded HDL?, gives an example of how advanced users benefit from the latest version of SLX FPGA.  It highlights how SLX FPGA, on a real-world case study, can both automatically insert pragmas for better performance and also provide deep code insights to guide code refactoring. The final HLS implementation optimized with SLX FPGA is 64% faster compared to the handwritten HDL implementation with a fraction of the time to complete the design. 

SLX FPGA Supports New and Advanced HLS Users to Overcome HLS Challenges 

Adopting an HLS methodology presents challenges that must be considered and overcome during the design process. SLX FPGA tackles the problems associated with the HLS design flow, including non-synthesizable C/C++ code, non-hardware aware C/C++ code, application parallelism detection, and determination of which pragmas to insert and the pragma attributes to help engineers prepare and optimize their C/C++ application code for HLS.  

New Usability Enhancements Include:


  • New Vivado/Vitis project importer to get started easier with SLX FPGA
  • Faster analysis time to enable more design exploration
  • Alignment of compiler versions between Silexica and Xilinx for smoother compiles
  • Function Mapping Editor has been extended with additional interface types


Sales Inquiry

Please contact us if you are interested in seeing a live demo or exploring an evaluation of SLX FPGA.

About Silexica

Silexica provides software development tools allowing technology companies to take innovative IP and intelligent products from concept to deployment. Enabled by metrics-driven software analysis and execution behavior insights, the SLX programming tools disrupt the journey from software to application-specific hardware.

Founded in 2014, Silexica is headquartered in Germany with offices in the US, Japan, and Pakistan. It serves innovative companies in the automotive, robotics, wireless communications, aerospace, and financial industries and has received $28M in funding from international investors.

Leave a Reply

featured blogs
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
Using the bitwise operators in general, and employing them to perform masking operations in particular, can be extremely efficacious....
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

Featured Video

Product Update: New DesignWare® IOs

Sponsored by Synopsys

Join Faisal Goriawalla for an update on Synopsys’ DesignWare GPIO and Specialty IO IP, including LVDS, I2C and I3C. The IO portfolio is silicon-proven across a range of foundries and process nodes, and is ready for your next SoC design.

Click here for more information about DesignWare Embedded Memories, Logic Libraries and Test Videos

Featured Paper

Cryptography: How It Helps in Our Digital World

Sponsored by Maxim Integrated

Gain a basic understanding of how cryptography works and how cryptography can help you protect your designs from security threats.

Click here to download the whitepaper

Featured Chalk Talk

Cloud Computing for Electronic Design (Are We There Yet?)

Sponsored by Cadence Design Systems

When your project is at crunch time, a shortage of server capacity can bring your schedule to a crawl. But, the rest of the year, having a bunch of extra servers sitting around idle can be extremely expensive. Cloud-based EDA lets you have exactly the compute resources you need, when you need them. In this episode of Chalk Talk, Amelia Dalton chats with Craig Johnson of Cadence Design Systems about Cadence’s cloud-based EDA solutions.

More information about the Cadence Cloud Portfolio