industry news
Subscribe Now

Silicon Creations Highlights PLL Developments in 22nm, 12nm, 7nm, and 5nm at TSMC OIP™ Ecosystem Forum

Variety of PLLs supported in multiple TSMC process nodes

LAWRENCEVILLE, GA –– October 1, 2018 –– Silicon Creations, a leading supplier of high-performance analog and mixed-signal intellectual property (IP), announced a wide variety of IP offerings in TSMC’s 5FF, 7FF, 7FF+, 12FFC, and 22ULP/ULL process nodes, designed to support customer’s SoC timing demands.

Silicon Creations will showcase its technologies in these and other nodes at TSMC’s OIP Ecosystem Forum in Santa Clara, Calif., October 3, 2018. TSMC, the world’s leading foundry, and Silicon Creations have enjoyed a decade-long successful collaboration that includes several milestones, the latest being the shipment of the 1,000,000th 16nm wafer containing Silicon Creations’ Fractional-N PLL.

“Our collaboration with TSMC as an IP Alliance member continues to enable us to provide our customers with a broad array of leading-edge IP on TSMC’s proven technology nodes,” said Andrew Cole, vice president, Silicon Creations.

At the OIP Ecosystem Forum, Silicon Creations will showcase a range of phase-locked loops (PLLs) shipping in products in TSMC’s most advanced process nodes. These include general-purpose Fractional-N PLLs, IoT PLLs with 32kHz RTC reference clock, Low-area Core voltage PLLs and Deskew PLLs for DDR interfaces.

“This same group of PLLs will be taping out shortly on a TSMC 7nm FF+ test chip,” Cole said.

“A wide range of PLL designs have already ramped to production in 12FFC and 7FF.  Additionally, Silicon Creations’ general-purpose Fractional-N synthesizer and IoT PLL with 32kHz RTC reference clock have been delivered to customers in 22nm ULP/ULL and will tape out shortly.”

Of note at OIP will be 16FFC, and 7nm Automotive Design Enablement Platform support.  “We continue to broaden our support for use of our IPs in safety critical applications and have provided ISO26262-compliant documentation packages for PLLs in 16FFC and 7FF,” Cole said. “We look forward to talking to OIP attendees about how to support their safety-critical chips.”

As a TSMC IP Alliance member, Silicon Creations’ extensive portfolio of PLL and high-speed I/O IPs has been qualified through the TSMC IP9000 program for several processes ranging from 180nm to 7nm.

“Silicon Creations’ PLLs are used in almost every market vertical and are an excellent choice for smart phones, battery-operated products, networking chips, energy-efficient and IoT chips, portable audio, set-top boxes, flat panel displays, high-performance computing, mass storage, and many others,” Cole said.

TSMC OIP attendees can discuss their design projects and IP needs with Silicon Creations representatives at booth #416 on the exhibition floor of the Santa Clara Convention Center in Santa Clara, Calif., on October 3, 2018.

About Silicon Creations

Silicon Creations provides world-class silicon intellectual property (IP) for precision and general-purpose timing (PLLs), chip-to-chip SerDes and high-speed differential I/Os. Silicon Creations’ IP is proven from 7nm to 180nm process technologies. With commitment to customer success, its IP has an excellent record of first silicon to mass production in customer designs. Silicon Creations, founded in 2006, is self-funded and growing. The company has development centers in Atlanta, Ga., and Krakow, Poland, and worldwide sales representation. For more information, visit www.siliconcr.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Autonomous Mobile Robots
Sponsored by Mouser Electronics and onsemi
Robotic applications are now commonplace in a variety of segments in society and are growing in number each day. In this episode of Chalk Talk, Amelia Dalton and Alessandro Maggioni from onsemi discuss the details, functions, and benefits of autonomous mobile robots. They also examine the performance parameters of these kinds of robotic designs, the five main subsystems included in autonomous mobile robots, and how onsemi is furthering innovation in this arena.
Jan 24, 2024
12,611 views