industry news
Subscribe Now

SignatureIP announces PCIe Gen 6 Controller IP

A full-featured protocol layer supporting diverse modes

Milpitas, CA, USA – 7 March, 2024  SignatureIP, the pioneer of next generation NoC tools, has announced the availability of its new PCIe® Gen 6 Controller IP that works from Gen 1 to Gen 6. It natively integrates with SignatureIP’s recently announced iNoCulator™ tool to provide a high-speed interface for chip design to seamlessly connect with peripherals. It has been designed from the ground up so that there is no legacy code overhead ensuring a very small footprint as well as an outstanding operating frequency of 1 GHz for Gen 6 data rate. Its already low power consumption can be further reduced by clock gating and power gating in the power management unit.

Kishore Mishra, SignatureIP’s CTO, explained, “As we have designed this from scratch, we have made it modular so that features can be added or deleted to exactly meet the customer’s requirements and the configuration registers are implemented as a part of the IP. It has a layered architecture with PHY layer, Data link layer and Transaction layer as can be seen on the diagram. Trace and debug features are built in for rapid implementation so that the customer has a fast time to market.”

The PCIe Controller is provided as synthesisable RTL along with sample testbench and tests for easy implementation along with scripts for simulation, syntheses and timing. As with all SignatureIP products, full documentation is provided for easy integration into a customer’s design.
SignatureIP Corporation:

SignatureIP™ is the pioneer of next generation NoC tools with its innovative iNoCulator™ configuration tool. It was founded in 2021 to develop advanced Network-on-Chip (NoC) solutions that form the basis for a full platform for SoC design. SignatureIP features 120+ person-years of engineering leadership in interconnect, networking, data center, storage and connectivity IP, from specification to production. SignatureIP’s team has an extensive engineering expertise in interconnects, interfaces, bus protocols, CPUs and AI processing. The company is based in Milpitas, California, USA. For more information, please visit https://www.signatureip.ai/

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
16,043 views