industry news
Subscribe Now

SEGGER makes it easy to add support for new devices to J-Link and Flasher

Monheim am Rhein, Germany – September 13th, 2022

The new J-Link Device Support Kit makes it even easier to add support for new devices to SEGGER’s J-Link debug probes and Flasher programmers. The kit comes with all files required to create an end-user package to add devices to J-Link and Flasher. Included is a ready-to-go example with source code as well as a template to easily create an installer.

The kit supports adding devices to the SEGGER family of J-Link debug probes manually – by copying files – or automatically by running a customized installer. Using the installer, Windows users can add devices with the click of a button.

Support extends naturally to the SEGGER family of Flasher in-circuit programmers, making professional solutions for low, medium and high volume production available.

“We feel it is important for our customers and partners to know they can add devices on their own. They can rely on but don’t have to depend on SEGGER,” says Rolf Segger, founder of SEGGER. “Silicon vendors can work with the market-leading J-Link knowing they can bring up their devices on their own schedule, even pre-silicon. This way, J-Link debug probes can be used on newly introduced devices, even before releasing them to the market.”

Adding new devices is simple: Just customize the working example. Devices added this way have the same functionality as devices added by SEGGER, including the ability to download directly into and set an unlimited number of breakpoints in flash memory.

The achievable programming speed is very close to the theoretical maximum imposed by the flash memory.

The created end-user packages can be redistributed at no cost. More information can be found here on the SEGGER wiki.

Silicon vendors looking for more information can visit SEGGER’s Silicon Vendors Resource Center webpage.

For more information about J-Link, please visit: https://www.segger.com/products/debug-probes/j-link/
For more information about Flasher, please visit: https://www.segger.com/products/flasher-in-circuit-programmer/
For more information about the Device Support Kit, please visit: https://www.segger.com/products/debug-probes/j-link/technology/j-link-dsk/

###

About SEGGER
SEGGER Microcontroller GmbH has three decades of experience in Embedded Systems, producing cutting-edge RTOS and Software Libraries, J-Link and J-Trace debug and trace probes, a line of Flasher In-System Programmers and software development tools.

SEGGER’s all-in-one solution emPower OS provides an RTOS plus a complete spectrum of software libraries including communication, security, data compression and storage, user interface software and more. Using emPower OS gives developers a head start, benefiting from decades of experience in the industry.

SEGGER’s professional embedded development software and tools are simple in design, optimized for embedded systems, and support the entire embedded system development process through affordable, high-quality, flexible and easy-to-use tools.

The company was founded by Rolf Segger in 1992, is privately held, and is growing steadily. SEGGER also has a U.S. office in the Boston area and branch operations in Silicon Valley, Shanghai and the UK, plus distributors on most continents, making SEGGER’s full product range available worldwide.

For more information on SEGGER, please visit www.segger.com.

Why SEGGER?
In short, SEGGER has a full set of tools for embedded systems, offers support
through the entire development process, and has decades of experience as the Embedded Experts.
In addition, SEGGER software is not covered by an open-source or required-attribution license and can be integrated in any commercial or proprietary product, without the obligation to disclose the combined source.

Finally, SEGGER offers stability in an often volatile industry, making SEGGER a very reliable partner for long-term relationships.

For additional information please visit: www.segger.com

Leave a Reply

featured blogs
Oct 6, 2022
The days of 'throwing it over the wall' are over. Heterogeneous integration is ushering in a new era of silicon chip design with collaboration at its core'”one that lives or dies on seamless interaction between your analog and digital IC and package design teams. Heterogeneo...
Oct 4, 2022
We share 6 key advantages of cloud-based IC hardware design tools, including enhanced scalability, security, and access to AI-enabled EDA tools. The post 6 Reasons to Leverage IC Hardware Development in the Cloud appeared first on From Silicon To Software....
Sep 30, 2022
When I wrote my book 'Bebop to the Boolean Boogie,' it was certainly not my intention to lead 6-year-old boys astray....

featured video

PCIe Gen5 x16 Running on the Achronix VectorPath Accelerator Card

Sponsored by Achronix

In this demo, Achronix engineers show the VectorPath Accelerator Card successfully linking up to a PCIe Gen5 x16 host and write data to and read data from GDDR6 memory. The VectorPath accelerator card featuring the Speedster7t FPGA is one of the first FPGAs that can natively support this interface within its PCIe subsystem. Speedster7t FPGAs offer a revolutionary new architecture that Achronix developed to address the highest performance data acceleration challenges.

Click here for more information about the VectorPath Accelerator Card

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

"Scalable Power Delivery" for High-Performance ASICs, SoCs, and xPUs

Sponsored by Infineon

Today’s AI and Networking applications are driving an exponential increase in compute power. When it comes to scaling power for these kinds of applications with next generation chipsets, we need to keep in mind package size constraints, dynamic current balancing, and output capacitance. In this episode of Chalk Talk, Mark Rodrigues from Infineon joins Amelia Dalton to discuss the system design challenges with increasing power density for next generation chipsets, the benefits that phase paralleling brings to the table, and why Infineon’s best in class transient performance with XDP architecture and Trans Inductor Voltage Regulator can help power  your next high performance ASIC, SoC or xPU design.

Click here for more information about computing and data storage from Infineon