industry news
Subscribe Now

Samsung Foundry Certifies Synopsys PrimeLib Unified Library Characterization and Validation Solution at 5nm, 4nm and 3nm Process Nodes

Mutual Customers Gain Up to 5x Reduced Turnaround Time and Golden Signoff-Quality Libraries for Automotive, AI Chipset, Aerospace and Defense, HPC and 5G Markets

MOUNTAIN VIEW, Calif., Sept. 22, 2021 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS) today announced that Samsung Foundry certified the Synopsys PrimeLib™ unified library characterization and validation solution at 5-nanometer (nm), 4nm and 3nm process technologies, meeting advanced compute demands for next-generation designs spanning high-performance computing (HPC), 5G, automotive, hyper-connectivity and aerospace and defense applications, as well as artificial intelligence (AI) chipsets. The certification includes accreditation of PrimeSim™ Continuum, a foundation of the Synopsys Custom Design Platform and integrated simulator technology embedded within the PrimeLib solution, delivering a seamless simulation experience to achieve golden-signoff quality.

With compute demands growing 3x as each node advances, library characterization complexity has dramatically increased. As key features of the PrimeLib solution, advanced machine-learning (ML) algorithms and an adaptive flow generate accurate statistical variation models at ultra-low voltage corners up to 5x faster than previous generations, while reducing overall compute cost. The next-generation solution also includes innovative SmartScaling technology for multi-PVT characterization, built on top of the Synopsys PrimeTime® scaling engine to enable instant library generation with minimum characterized corners.

“We are committed to providing our customers with the most innovative technology solutions to address the challenges of growing design and modeling complexity at 5nm and below,” said Sangyun Kim, VP at Samsung Foundry. “The Synopsys PrimeLib library characterization and validation solution enables us to deliver signoff-quality libraries for these advanced nodes up to 5x faster. This enables our mutual customers to accelerate the overall chip design schedule and tape out achieving optimal power, performance and area goals.”

To keep up with growing market needs for optimized chip performance, high-quality libraries at advanced process nodes and cloud readiness for system design, accuracy requirements at 5nm down to 3nm need effective library characterization cycles of advanced models like electro-migration (EM), aging and liberty variation format (LVF). Additional global variation to target next-generation applications result in changes in process, voltage and temperature (PVT) that significantly impact chip design. Ultimately, these changes lead to increased compute strains that require extensive support during peak demand requirements of process design kit (PDK) change, adversely affecting the delivery time for designs.

PrimeLib library characterization supports advanced models like moment-based LVF, aging and EM, offers captive simulator license support for characterization and superior scalability to existing solutions by delivering up to 5x faster turnaround time (TAT) beyond 100,000 parallel jobs on the cloud or a compute cluster. The PrimeLib solution leverages embedded PrimeSim SPICE and HSPICE engines, integrated with validation capabilities to produce PrimeTime golden signoff-quality libraries and PrimeShield® design robustness analysis.

Key product features and customer benefits include:

  • Advanced ML models with up to 5x LVF performance improvements to accurately account for effects in ultra-low PVT corners. Cloud-ready support with superior scaling technology to reliably handle any workload while reducing TAT from weeks to days.
  • SmartScaling technology for multi-PVT corners to lower characterization runtime by 3x to 10x and enable instant library generation.
  • Embedded PrimeSim SPICE engine and signoff validation capabilities to produce PrimeTime golden signoff-quality libraries, correlation, constraint and power validation.
  • ML-based augmented sensitivity database to enable faster time-to-market for an updated PDK.

”Successful IC design requires high-quality libraries, and Synopsys PrimeLib provides a comprehensive set of capabilities that allows customers to confidently scale with evolving industry demands,” said Sanjay Bali, vice president of Product Marketing, Digital Design Group at Synopsys. “We value our continued collaboration with Samsung Foundry to support delivery of best-in-class process technologies and believe this certification is a testament to our continued efforts in innovation, accelerating high-performance designs for our mutual customers.”

Availability

Synopsys PrimeLib solution is now available. For more information, visit PrimeLib: Unified Library Characterization and Validation.

About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry’s broadest portfolio of application security testing tools and services. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Oct 26, 2021
We unpack the demanding PPA requirements for edge AI SoCs, as chip designers turn their attention to edge AI applications such as embedded vision systems. The post Smarter Ways to Meet Your PPA Targets for Edge AI Processors appeared first on From Silicon To Software....
Oct 26, 2021
Component placement is one of the most critical aspects of PCB designing. As the number of components and layers increases, the complexities of placing components increase manifold. Allegro® PCB... [[ Click on the title to access the full blog on the Cadence Community s...
Oct 20, 2021
I've seen a lot of things in my time, but I don't think I was ready to see a robot that can walk, fly, ride a skateboard, and balance on a slackline....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

DesignCon 2021 112G Ethernet & PCIe 6.0 IP Demos

Sponsored by Synopsys

This video features Synopsys' silicon-proven DesignWare 112G Ethernet and PCIe 6.0 PHY IP solutions successfully interoperating with Samtec's AI/ML edge connectors and Amphenol's Direct Attach Copper (DAC) cables with superior Bit Error Rates (BERs) at maximum performance.

Click here for more information about DesignWare 112G Ethernet PHY IP

featured paper

How to Design with Maxim’s Latest Supervisors

Sponsored by Maxim Integrated (now part of Analog Devices)

As the technologies in MCUs, µPs, DSPs, and FPGAs move toward lower geometries and power, operational voltages become significantly low for these devices. Reducing the core voltage poses challenges in the use of high-accuracy power supply and voltage supervisors to avoid system failure. This application note discusses the critical parameters Maxim’s MAX16132–MAX16135 supervisor family and presents a reasonable approach in choosing the right reset threshold and hysteresis for voltage supervisor ICs.

Click to read more

featured chalk talk

Yield Explorer and SiliconDash

Sponsored by Synopsys

Once a design goes to tape-out, the real challenges begin. Teams find themselves drowning in data from design-process-test during production ramp-up, and have to cope with data from numerous sources in different formats in the manufacturing test supply chain. In this episode of Chalk Talk, Amelia Dalton chats with Mark Laird of Synopsys in part three of our series on the Silicon LifeCycle Management (SLM) platform, discussing how Yield Explorer and SiliconDash give valuable insight to engineering and manufacturing teams.

Click here for more on the Synopsys Silicon Lifecycle Management Platform