industry news
Subscribe Now

Product Spotlight: SiTime Complete and Differentiated Clock Portfolio Now Available

For datacenter, AI and networking applications to function properly, you’ve got to get the timing right. That can be a challenge as data proliferates and workloads continue to increase. For example, in the datacenter, data travels through switches, active cables and SmartNIC cards to servers and GPUs, feeding ever-increasing compute workloads. These systems must meet stringent timing requirements to move massive amounts of data efficiently through the network: A single switch chip requires multiple low-jitter clocks that are resilient against power-supply noise; an active cable requires small size, low jitter and low power oscillators; a SmartNIC requires both ultra-stable oscillators and clocks that are resilient to temperature variations for optimized synchronization performance.

To meet these needs, SiTime has recently added a complete and differentiated line up of clock products to round out our extensive oscillator portfolio—a one-stop shop for precision timing. Our expanded clock product line includes 23 new additions this year: three jitter cleanerstwo network synchronizerstwo clock generatorssix high-performance buffersseven PCI Express (PCIe) buffers and three automotive buffers. You can look forward to more clock products arriving throughout 2024. These products alongside SiTime’s leading oscillators comprise a complete portfolio of precision timing solutions to elevate performance benchmarks and streamline electronic system designs.

“The proliferation of data and semiconductor design complexity will continue to increase,” said Piyush Sevalia, executive vice president of marketing at SiTime. “To move information faster, in smaller footprints and for lower system power, precision timing will be critical to ensure optimal operation at every node, from GPUs and CPUs to interconnects and switches. SiTime is a trusted partner for leaders in AI hardware, minimizing risk and ensuring smooth integration for sustained system performance.”

SiTime’s recently added jitter cleaners/network synchronizersclock generators and clock buffers have been sampling since late 2023 and are now available on SiTime Direct and through our channel partner

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Addressing the Challenges of Low-Latency, High-Performance Wi-Fi
In this episode of Chalk Talk, Amelia Dalton, Andrew Hart from Infineon, and Andy Ross from Laird Connectivity examine the benefits of Wi-Fi 6 and 6E, why IIoT designs are perfectly suited for Wi-Fi 6 and 6E, and how Wi-Fi 6 and 6E will bring Wi-Fi connectivity to a broad range of new applications.
Nov 17, 2023
22,713 views