industry news
Subscribe Now

Mobiveil and Avery Design Systems Extend Partnership to Accelerate Design and Verification of NVMe 2.0-Enabled SSD Development

SANTA CLARA, CALIF. –– August 2, 2022 –– Mobiveil, Inc. and Avery Design Systems today announced an expanded partnership to help customers accelerate NVMe-based SSD design and verification. 

The complementary intellectual property/verification IP (IP/VIP) solution combines Mobiveil’s design IP for NVM Express, DDR4 and LDPC IP with Avery’s verification IP for NVMe, DDR4 and ONFI and NVMe virtual platform solutions. The two companies are also collaborating on SSD emulation platforms.

NVMe technology is the leading interface for SSDs with the potential for tremendous market growth worldwide. NVMe architecture is designed for future SSD development and form factors as the semiconductor industry enters a new era in hyperscale and enterprise computing that drives digital transformation.

“As the NVMe standard continues to evolve to meet new and changing requirements, it is important that product developers have access to design and verification solutions that allow them to take full advantage of the latest features and are complaint with the standard. Our NVMe VIP and virtual platform solutions provide pre-silicon SSD SoC hardware and system-level verification solutions for the latest NVMe 2.0 designs. Our partnership with Mobiveil means that together we can deliver best-in-class IP design and verification solutions to our customers including simulation, FPGA emulation, and virtual system platforms,” said Chris Browy, vice president of sales and marketing at Avery.  

Mobiveil’s UNEX™ NVM Express Controller IP and Avery NVMe-Xactor supports the latest NVMe 2.0 specifications:

  • Namespace Types support 
  • Simple copy command
  • Zoned Namespace command set
  • Key value (KV) command set
  • 32b/64b CRC based End to End protection
  • NVM Set and Endurance Group Management

In addition, Mobiveil’s ONFI/Toggle IP (EFC™) supports the latest ONFI 5.0 specifications. Both IP are fully verified using Avery Design’s NVMe/PCIe and ONFI VIP solutions.

Avery offers a complementary set of VIP for NVMe to ensure comprehensive verification and protocol and timing compliance. It includes a complete set of models, protocol checkers and compliance test suites in 100% native SystemVerilog and UVM.  The support for virtual platform co-simulation enables full system-level verification including running UNH-IOL INTERACTand other Linux-based performance analysis applications on pre-silicon NVMe SoC designs.

“By providing pre-verified and interoperated SSD Design IP and Verification IP, both companies allow SoC design and verification teams to focus on their primary goal of full chip design and verification, thus significantly reducing their time to market,” said Ravi Thummarukudy, Mobiveil’s CEO. “By leveraging the intellectual property provided by these companies with specification-compliant solutions, designers can be assured of first-time success for their SoC designs”

At Flash Memory Summit

Mobiveil and Avery will exhibit at the 2022 Flash Memory Summit (FMS) that starts today, August 2, at the Santa Clara Convention Center. Mobiveil, a gold sponsor, will be in Booth #839 highlighting its broad portfolio of SIP and platforms for SSD development. Avery can be found in Booth #749.

FMS registration is open. Contact Mobiveil at info@mobiveil.com to arrange a meeting or demonstration.

About Mobiveil, Inc.

Mobiveil is a fastgrowing technology company that specializes in the development of Silicon Intellectual Property (SIP), platforms and solutions for storage, IoT and communications applications. It leverages decades of experience in delivering highquality, productionproven, high-speed serial interconnect SIP and custom and standard form factor hardware boards to leading semiconductor companies worldwide. For the SSD market, Mobiveil provides NVM Express Controller (UNEX™), Universal Memory Controller (UMMC™), ONFI/Toggle (EFC™) and LDPC IP blocks as well as a Xilinx- and Intel-based FPGA validation platforms. Mobiveil is headquartered in Milpitas, Calif., with engineering development centers located in Chennai, Bangalore and Hyderabad, India, and sales offices and representatives located in U.S., Europe, Israel, Japan, Taiwan and China.

Engage with Mobiveil at:

Website: www.mobiveil.com 

Twitter: @Mobiveil

LinkedIn: https://www.linkedin.com/company-beta/2725746/ 

Facebook: https://www.facebook.com/Mobiveil

About Avery Design Systems

Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CXL, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle/NOR, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at https://www.avery-design.com.

Leave a Reply

featured blogs
Aug 18, 2022
It takes the proverbial village to build complex chips and systems these days. Imagination and Cadence are critical parts of the ecosystem that build many of the technologies that make our life as consumers more productive, comfortable, and safe. In my career, I had run into ...
Aug 17, 2022
Learn about digital twins and their impact on the automotive industry, including earlier development and testing for automotive SoCs, ADAS, ECUs, and more. The post Driving the Future of Innovation in Automotive with Digital Twins for Electronic Systems Development appeared ...
Jul 27, 2022
It's easy to envisage a not-so-distant future when sophisticated brain-computer interfaces become available for general-purpose infotainment use....

featured video

Learn How Xcelium Apps Help You Achieve Verification Closure Early for IP/SoC Designs

Sponsored by Cadence Design Systems

Cadence Xcelium Logic Simulator provides the best engine performance for SystemVerilog, VHDL, SystemC®, e, UVM, mixed-signal, low power, and X-propagation. It leverages a set of domain-specific apps, including mixed-signal, machine learning, functional safety, and more, that enable users to achieve verification closure early for IP and SoC designs. Learn how these domain-specific apps can help you achieve verification closure early for IP and SoC designs.

Click here to learn more

featured chalk talk

Solutions for Heterogeneous Multicore

Sponsored by Siemens Digital Industries Software

Multicore processing is more popular than ever before but how do we take advantage of this new kind of processing? In this episode of Chalk Talk, Jeff Hancock from Siemens and Amelia Dalton investigate the challenges inherent in multicore processing, the benefits of hypervisors and multicore frameworks, and what you need to consider when choosing your next multicore processing solution.

Click here for more information about Multicore Enablement: Enabling today’s most advanced MPSoC systems