industry news
Subscribe Now

Mentor sets new software scaling benchmark for Semiconductor Design Workload on Microsoft Azure

Mentor, a Siemens business, today announced that the Calibre™ platform Physical Verification Suite has achieved a new standard for electronic design automation (EDA) software scalability on the Microsoft Azure cloud platform.

The benchmarks were achieved during scaling experiments on 5nm test chips and a full reticle-sized 7nm production design on Azure. In these deployments, Calibre scaled out to more than 4,000 CPUs – an industry record for an EDA tool scaling a single job on Azure. Mentor and Azure plan additional experiments to demonstrate further scaling and establish recommended chip design sizes to help mutual customers achieve their target runtimes in cloud deployments.

“Mentor is pleased to have partnered with Microsoft Azure to define a new benchmark with Calibre for scaling for Semiconductor Design Workloads,” said Michael Buehler-Garcia, vice president of product management, Calibre Design Solutions for Mentor. “As IC companies increasingly look to leverage cloud capacity for faster turnaround times on advanced process node designs, they can be confident that their designs will optimally scale in Microsoft Azure’s robust, secure cloud environment.”

“Calibre has set a new benchmark for EDA tool performance, scalability and efficient memory use – all metrics of increasingly critical importance as new semiconductor process nodes introduce unparalleled complexity and encourage ever-larger CPU runs,” said Mujtaba Hamid, head of Product Management, Silicon, Electronics and Gaming, Azure Engineering, Microsoft Corp. “Calibre supports the rapidly evolving requirements of our semiconductor customers, while demonstrating the outstanding security and performance that Microsoft Azure cloud offers to the demanding EDA market.”

Used throughout the global semiconductor ecosystem as the signoff physical verification solution of choice, Mentor’s Calibre platform continues to set the pace for verification accuracy, reliability and performance. IC designers can use Calibre in any design flow, and while running on either traditional in-house compute configurations or in public cloud environments such as Microsoft Azure.

At DAC 2019 in Las Vegas, Mentor and Microsoft Azure will host a luncheon session on Tuesday, June 4 at 12:00pm, where attendees can learn more about the latest strategies and technologies available for cloud-based IC design. To register please visit: https://bit.ly/2V5XhdY.

Leave a Reply

featured blogs
Jun 23, 2021
Sr. VP of Engineering Jumana Muwafi explains the role of semiconductor IP development in electronic design automation & shares advice for women in leadership. The post Q&A with Jumana Muwafi, Sr. VP of Engineering: Pushing the Envelope on IP Innovation appeared fir...
Jun 23, 2021
PCB design complexities increase with the increase in the number of parts and layers in a design. For creating these complex designs with maximum efficiency, the design tool should be equipped with... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 23, 2021
Samtec presented a proof-of-concept demonstration of our new waveguide technology at IMS 2021 in Atlanta, Georgia. In this video, filmed at the show, Mike Dunne, Samtec’s Director of RF Business Development, gives us an update on the new technology and walks us through ...
Jun 21, 2021
By James Paris Last Saturday was my son's birthday and we had many things to… The post Time is money'¦so why waste it on bad data? appeared first on Design with Calibre....

featured video

Reduce Analog and Mixed-Signal Design Risk with a Unified Design and Simulation Solution

Sponsored by Cadence Design Systems

Learn how you can reduce your cost and risk with the Virtuoso and Spectre unified analog and mixed-signal design and simulation solution, offering accuracy, capacity, and high performance.

Click here for more information about Spectre FX Simulator

featured paper

Choose a high CMTI gate driver that cuts your SiC switch dead-time

Sponsored by Maxim Integrated

As GaN and SiC FETs begin to replace MOSFET and IGBT technologies in power switching applications, this paper discusses the key considerations when selecting an isolated gate driver. Maxim explains the importance of CMTI and propagation delay skew and presents an isolated gate driver IC ideal for use with these new power transistors.

Click to read more

featured chalk talk

Using the Graphical PMSM FOC Component in Harmony3

Sponsored by Mouser Electronics and Microchip

Developing embedded software, and particularly configuring your embedded system can be a major pain for development engineers. Getting all the drivers, middleware, and libraries you need set up and in the right place and working is a constant source of frustration. In this episode of Chak Talk, Amelia Dalton chats with Brett Novak of Microchip about Microchip’s MPLAB Harmony 3, with the MPLAB Harmony Configurator - an embedded development framework with a drag-and-drop GUI that makes configuration a snap.

Click here for more information about Microchip Technology MPLAB® X Integrated Development Environment (IDE)