industry news
Subscribe Now

Mentor sets new software scaling benchmark for Semiconductor Design Workload on Microsoft Azure

Mentor, a Siemens business, today announced that the Calibre™ platform Physical Verification Suite has achieved a new standard for electronic design automation (EDA) software scalability on the Microsoft Azure cloud platform.

The benchmarks were achieved during scaling experiments on 5nm test chips and a full reticle-sized 7nm production design on Azure. In these deployments, Calibre scaled out to more than 4,000 CPUs – an industry record for an EDA tool scaling a single job on Azure. Mentor and Azure plan additional experiments to demonstrate further scaling and establish recommended chip design sizes to help mutual customers achieve their target runtimes in cloud deployments.

“Mentor is pleased to have partnered with Microsoft Azure to define a new benchmark with Calibre for scaling for Semiconductor Design Workloads,” said Michael Buehler-Garcia, vice president of product management, Calibre Design Solutions for Mentor. “As IC companies increasingly look to leverage cloud capacity for faster turnaround times on advanced process node designs, they can be confident that their designs will optimally scale in Microsoft Azure’s robust, secure cloud environment.”

“Calibre has set a new benchmark for EDA tool performance, scalability and efficient memory use – all metrics of increasingly critical importance as new semiconductor process nodes introduce unparalleled complexity and encourage ever-larger CPU runs,” said Mujtaba Hamid, head of Product Management, Silicon, Electronics and Gaming, Azure Engineering, Microsoft Corp. “Calibre supports the rapidly evolving requirements of our semiconductor customers, while demonstrating the outstanding security and performance that Microsoft Azure cloud offers to the demanding EDA market.”

Used throughout the global semiconductor ecosystem as the signoff physical verification solution of choice, Mentor’s Calibre platform continues to set the pace for verification accuracy, reliability and performance. IC designers can use Calibre in any design flow, and while running on either traditional in-house compute configurations or in public cloud environments such as Microsoft Azure.

At DAC 2019 in Las Vegas, Mentor and Microsoft Azure will host a luncheon session on Tuesday, June 4 at 12:00pm, where attendees can learn more about the latest strategies and technologies available for cloud-based IC design. To register please visit: https://bit.ly/2V5XhdY.

Leave a Reply

featured blogs
Sep 25, 2020
What do you think about earphone-style electroencephalography sensors that would allow your boss to monitor your brainwaves and collect your brain data while you are at work?...
Sep 25, 2020
[From the last episode: We looked at different ways of accessing a single bit in a memory, including the use of multiplexors.] Today we'€™re going to look more specifically at memory cells '€“ these things we'€™ve been calling bit cells. We mentioned that there are many...
Sep 25, 2020
Normally, in May, I'd have been off to Unterschleißheim, a suburb of Munich where historically we've held what used to be called CDNLive EMEA. We renamed this CadenceLIVE Europe and... [[ Click on the title to access the full blog on the Cadence Community site...
Sep 24, 2020
Samtec works with system architects in the early stages of their design to create solutions for cable management which provide even distribution of thermal load. Using ultra-low skew twinax cable to route signals over the board is a key performance enabler as signal integrity...

Featured Video

Product Update: Family of DesignWare Ethernet IP for Time-Sensitive Networking

Sponsored by Synopsys

Hear John Swanson, our product expert, give an update on Synopsys’ DesignWare® Ethernet IP for Time-Sensitive Networking (TSN), which is compliant with IEEE standards and enables predictable guaranteed latency in automotive ADAS and industrial automation SoCs.

Click here for more information about DesignWare Ethernet Quality-of-Service Controller IP

Featured Paper

The Cryptography Handbook

Sponsored by Maxim Integrated

The Cryptography Handbook is designed to be a quick study guide for a product development engineer, taking an engineering rather than theoretical approach. In this series, we start with a general overview and then define the characteristics of a secure cryptographic system. We then describe various cryptographic concepts and provide an implementation-centric explanation of physically unclonable function (PUF) technology. We hope that this approach will give the busy engineer a quick understanding of the basic concepts of cryptography and provide a relatively fast way to integrate security in his/her design.

Click here to download the whitepaper

Featured Chalk Talk

Maxim's First Secure Micro with ChipDNA PUF Technology

Sponsored by Mouser Electronics and Maxim Integrated

Most applications today demand security, and that starts with your microcontroller. In order to get a truly secure MCU, you need a root of trust such as a physically unclonable function (PUF). In this episode of Chalk Talk, Amelia Dalton chats with Kris Ardis of Maxim Integrated about how the Maxim MAX32520 MCU with PUF can secure your next design.

Click here for more info about Amphenol RF 5G Wireless Connectors