industry news
Subscribe Now

Mentor joins the O-RAN ALLIANCE to help drive interoperability requirements for 5G network silicon

  • Mentor, a Siemens business, will help the O-RAN ALLIANCE verify and validate 5G mobile network systems — from processor design to end-system production and testing.
  • With a complete pre- and post-silicon verification and validation solution, Mentor solves complex challenges of network interoperability testing.

As the worldwide buildout of public 5G wireless networks continues, and interest grows in private 5G wireless networks, the pace of deployment and full operation of these networks is increasingly dependent on successful interoperability across multiple vendors. Unlike the pre-5G era, 5G wireless networks must incorporate a broad range of specifications, each of which require their own set of tests.

To address these challenges, help accelerate worldwide 5G deployment and support designers of hardware solutions targeting 5G applications, Mentor has joined the O-RAN ALLIANCE — a group of leading telecom service providers and ecosystem suppliers committed to openness, intelligence, flexibility and performance in the evolution of 5G radio access network (RAN) architectures and orchestration. As an alliance member, Mentor will focus on verification and validation requirements for open standards-based, highly-configurable network development.

“While there are many challenges to building the products that comprise 5G networks, testing is the key to success,” said Joe Sawicki, executive vice president for Mentor’s IC Segment. “Mentor’s comprehensive silicon verification flow is ideally suited to help O-RAN and its members meet their goal of dramatically streamlining interoperability validation cycles for 5G deployments around the globe.”

O-RAN encourages collaboration among a large group of companies, enabling them to build the best, most cost-effective 5G products. At the heart of many of these products are systems-on-chip (SoCs), which must be verified within the context of the overall 5G systems they will power.

Among the technologies to be utilized in support of these efforts is Mentor’s X-STEP post-silicon validation platform for mixed vendor, system level-testing of 5G components, including SoCs, baseband boards and antenna systems. Acquired via the company’s 2018 purchase of Finnish 5G software firm Sarokal, X-STEP works together with Mentor’s Veloce™ Strato™ hardware emulation platform to deliver a unique verification flow encompassing pre-silicon and post-silicon verification functionality for 5G networks.

Using this comprehensive flow, 5G network designers can conduct

  • Pre-silicon SoC protocol compliance verification,
  • Development-phase test case sharing between partner companies for early verification in the development phase, and
  • Lab-grade verification with bit-accurate analysis of data for timing specifications and antenna configuration testing.

For additional information about Mentor’s silicon verification and validation solutions, please visit

Leave a Reply

featured blogs
Jan 20, 2021
As Jonathan Anthony Burkett famously said: '€œI look at this life as a puzzle without all the pieces in the box.'€...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...
Jan 20, 2021
OrbitIO System Planner is a multi-fabric interconnect planning and optimization solution. It provides a single-canvas environment where you can derive and evaluate connectivity between the dies and... [[ Click on the title to access the full blog on the Cadence Community sit...
Jan 19, 2021
I'€™ve been reading year-end and upcoming year lists about the future trends affecting technology and electronics. Topics run the gamut from expanding technologies like 5G, AI, electric vehicles, and various realities (XR, VR, MR), to external pressures like increased gover...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

featured chalk talk

Automotive Infotainment

Sponsored by Mouser Electronics and KEMET

In today’s fast-moving automotive electronics design environment, passive components are often one of the last things engineers consider. But, choosing the right passives is now more important than ever, and there is an exciting and sometimes bewildering range of options to choose from. In this episode of Chalk Talk, Amelia Dalton chats with Peter Blais from KEMET about choosing the right passives and the right power distribution for your next automotive design.

Click here for more information about KEMET Electronics Low Voltage DC Auto Infotainment Solutions