industry news
Subscribe Now

Mentor joins the O-RAN ALLIANCE to help drive interoperability requirements for 5G network silicon

  • Mentor, a Siemens business, will help the O-RAN ALLIANCE verify and validate 5G mobile network systems — from processor design to end-system production and testing.
  • With a complete pre- and post-silicon verification and validation solution, Mentor solves complex challenges of network interoperability testing.

As the worldwide buildout of public 5G wireless networks continues, and interest grows in private 5G wireless networks, the pace of deployment and full operation of these networks is increasingly dependent on successful interoperability across multiple vendors. Unlike the pre-5G era, 5G wireless networks must incorporate a broad range of specifications, each of which require their own set of tests.

To address these challenges, help accelerate worldwide 5G deployment and support designers of hardware solutions targeting 5G applications, Mentor has joined the O-RAN ALLIANCE — a group of leading telecom service providers and ecosystem suppliers committed to openness, intelligence, flexibility and performance in the evolution of 5G radio access network (RAN) architectures and orchestration. As an alliance member, Mentor will focus on verification and validation requirements for open standards-based, highly-configurable network development.

“While there are many challenges to building the products that comprise 5G networks, testing is the key to success,” said Joe Sawicki, executive vice president for Mentor’s IC Segment. “Mentor’s comprehensive silicon verification flow is ideally suited to help O-RAN and its members meet their goal of dramatically streamlining interoperability validation cycles for 5G deployments around the globe.”

O-RAN encourages collaboration among a large group of companies, enabling them to build the best, most cost-effective 5G products. At the heart of many of these products are systems-on-chip (SoCs), which must be verified within the context of the overall 5G systems they will power.

Among the technologies to be utilized in support of these efforts is Mentor’s X-STEP post-silicon validation platform for mixed vendor, system level-testing of 5G components, including SoCs, baseband boards and antenna systems. Acquired via the company’s 2018 purchase of Finnish 5G software firm Sarokal, X-STEP works together with Mentor’s Veloce™ Strato™ hardware emulation platform to deliver a unique verification flow encompassing pre-silicon and post-silicon verification functionality for 5G networks.

Using this comprehensive flow, 5G network designers can conduct

  • Pre-silicon SoC protocol compliance verification,
  • Development-phase test case sharing between partner companies for early verification in the development phase, and
  • Lab-grade verification with bit-accurate analysis of data for timing specifications and antenna configuration testing.

For additional information about Mentor’s silicon verification and validation solutions, please visit https://www.mentor.com/products/fv/.

Leave a Reply

featured blogs
Sep 25, 2020
[From the last episode: We looked at different ways of accessing a single bit in a memory, including the use of multiplexors.] Today we'€™re going to look more specifically at memory cells '€“ these things we'€™ve been calling bit cells. We mentioned that there are many...
Sep 25, 2020
Normally, in May, I'd have been off to Unterschleißheim, a suburb of Munich where historically we've held what used to be called CDNLive EMEA. We renamed this CadenceLIVE Europe and... [[ Click on the title to access the full blog on the Cadence Community site...
Sep 24, 2020
I just saw a video from 2012 in which Jeri Ellsworth is strolling around a Makerfaire flaunting her Commodore 64-based bass guitar....
Sep 24, 2020
Samtec works with system architects in the early stages of their design to create solutions for cable management which provide even distribution of thermal load. Using ultra-low skew twinax cable to route signals over the board is a key performance enabler as signal integrity...

Featured Video

AI SoC Chats: IP for In-Memory / Near-Memory Compute

Sponsored by Synopsys

AI chipsets are data hungry and have high compute intensity, leading to potential power consumption issues. Join Synopsys Fellow Jamil Kawa to learn how in-memory or near-memory compute, 3D stacking, and other innovations can address the challenges of making chips think like the human brain.

Click here for more information about DesignWare IP for Amazing AI

Featured Paper

Designing highly efficient, powerful and fast EV charging stations

Sponsored by Texas Instruments

Scaling the necessary power for fast EV charging stations can be challenging. One solution is to use modular power converters stacked in parallel.

Learn More in our technical article

Featured Chalk Talk

Addressing Digital Implementation Challenges with Innovative Machine Learning Techniques

Sponsored by Cadence Design Systems

Machine learning is revolutionizing our designs these days with impressive new capabilities. But, have you considered using machine learning to actually create better designs? In this episode of Chalk Talk, Amelia Dalton chats with Rod Metcalf of Cadence Design Systems about how Cadence is using machine learning to help us get more out of our design tools - optimizing a wide range of design automation processes go give us better results in less time.

Click here for more information about Innovus Implementation System