industry news
Subscribe Now

Keysight Expands PCIe® 7.0 Test Portfolio with New Receiver Stress Calibration

Addresses 128 GT/s receiver validation challenges for next-generation compute, AI, and data center applications

Keysight Technologies, Inc. (NYSE: KEYS) today announced a new PCIe® 7.0 Receiver (RX) Test application, extending its PCIe 7.0 portfolio to enable end-to-end transmitter and receiver validation. The receiver test application addresses the growing challenge of validating receiver performance at 128 GT/s for next-generation compute, AI, and data center applications.

As cycles between PCIe base specification releases continue to shorten and the PCIe 7.0 standard moves toward adoption, engineers face increasing challenges in validating receiver performance. These challenges are driven by a lack of test equipment dedicated to receiver testing, combined with increasingly complex stress signal calibration requirements.

At 128 GT/s, PCIe 7.0 receiver validation has become a defining hurdle for the industry. Reliable validation testing is essential to reduce risk and ensure interoperability as the ecosystem scales. Keysight’s receiver test solution enables engineers to validate devices with confidence.

Keysight’s M8050A BERT family, combined with the M8042A 120 GBaud pattern generator and M8043A error analyzer, meets the requirements for PCIe 7.0 receiver stress testing, enabling accurate signal generation and analysis for ASIC validation.

Complementing the hardware, the new N5991PB7A software reduces setup effort and accelerates receiver validation by simplifying the calibration and control of PCIe 7.0 receiver stress signals. Advanced automation capabilities enable more accurate and reliable ASIC receiver characterization.

Together, the hardware and software provide a comprehensive PCIe 7.0 receiver test solution that streamlines validation workflows, improves measurement confidence, and supports reliable ASIC development in common clock mode.

Among the key benefits of the new receiver stress calibration for PCIe 7.0:

  • Accelerates Receiver Bring‑Up and Validation: Automated PCIe 7.0 RX workflows reduce manual setup and enable faster time‑to‑results.

  • Reduces Compliance Risk at 128 GT/s: Specification‑aligned, stressed‑signal generation exposes receiver weaknesses early, minimizing late‑stage rework.

  • Complements End‑to‑End PCIe 7.0 Test: When combined with Keysight’s PCIe 7.0 TX test solution, engineers gain comprehensive transmitter‑to‑receiver coverage.

Dr. Joachim Peerlings, Vice President of Network and Data Center Solutions at Keysight, said: “PCIe 7.0 receiver validation at 128 GT/s is one of the industry’s most significant signal integrity challenges. By extending our PCIe 7.0 physical‑layer measurement portfolio with advanced receiver characterization capabilities, we help customers reduce risk, accelerate development, and confidently validate next-generation ASIC designs.”

About Keysight Technologies

At Keysight (NYSE: KEYS), we inspire and empower innovators to bring world-changing technologies to life. As an S&P 500 company, we’re delivering market-leading design, emulation, and test solutions to help engineers develop and deploy faster, with less risk, throughout the entire product life cycle. We’re a global innovation partner enabling customers in communications, industrial automation, aerospace and defense, automotive, semiconductor, and general electronics markets to accelerate innovation to connect and secure the world.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Designing Scalable IoT Mesh Networks with Digi XBee® for Wi-SUN
Sponsored by Mouser Electronics and Digi and Silicon Labs
In this episode of Chalk Talk, Quinn Jones from Digi, Chad Steider from Silicon Labs and Amelia Dalton explore how Wi-SUN Micro-Mesh can reduce cost and simplify deployment for your next IoT mesh network. They also investigate the benefits that Digi XBee solutions bring to these types of networks and how you can jump start your next IoT mesh network design with Silicon Labs and Digi.
May 4, 2026
7,578 views