industry news
Subscribe Now

Infineon enables open source software stack for TPM 2.0 – for easier integration of security into industrial and automotive applications

Munich, Germany – 16 August 2018 – Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY) has enabled a new open source software stack. It makes work easier for developers who want to use the Trusted Platform Module (TPM) 2.0 – a standardized hardware-based security solution for securing industrial, automotive and other applications such as network equipment. This is the first open source TPM middleware that complies with the Software Stack (TSS) Enhanced System API (ESAPI) specification of the Trusted Computing Group (TCG), providing significant value to the open source community.

“The ease of integration on Linux and other embedded platforms that comes with the release of the TPM 2.0 ESAPI stack speeds up the adoption of TPM 2.0 in embedded systems such as network equipment and industrial systems,” said Gordon Muehl, Global CTO Security at Huawei. “This takes IoT security to the next level.”

“We are currently seeing great interest in enhancing the security of IoT, IIoT, Industry 4.0 and automotive applications,” said Michael Roeder, Manager Technology Engineering and Services at Avnet Silica. “The availability of the open source TSS ESAPI layer simplifies the integration of TPM 2.0 in all kinds of applications and is well aligned to our own open source approach to security.”

Making the TSS ESAPI layer available to everyone is part of Infineon´s commitment to ease the integration and wide adoption of strong security. This is further supported by security experts and industry leaders of the Infineon Security Partner Network (ISPN). The ISPN offers a wide variety of software libraries meeting the requirements of different applications and target platforms.

Infineon funded the development of the ESAPI by Fraunhofer Institute for Secure Information Technology SIT, a long-term partner of Infineon in this field. The Infineon-funded ESAPI layer is based on the SAPI layer developed by Intel Corporation. It includes a new layer of API functions to simplify the use and integration of the TPM. It facilitates establishing a connection with the TPM through an application, secured communication between the host CPU and the TPM, and authorization using message authentication codes (HMAC).

Based on the ESAPI layer, the stack includes support for OpenSSL. It can use the Infineon OPTIGA™ TPM to protect device communication secured with SSL/TLS via a standardized interface by deploying TPM 2.0 as a secured key store for OpenSSL. It thus protects the keys from vulnerabilities like the famous Heartbleed bug.

The TSS stack and ESAPI layer are published under the permissive 2-clause BSD license, which provides high flexibility and increases adoption. The ESAPI has been designed and validated by a wide community to achieve a high level of quality and stability, as is required in modern embedded and IoT systems. With industrial and automotive customers in mind, the code was developed using industry standards, continuous integration and testing, a thorough two-person review process, and static code analyzers like clang and Coverity™. In addition, the stack was tested and evaluated on Infineon OPTIGA™ TPM SLB 9670 with the latest TPM specifications. Future enhancements will include support for Cryptsetup/LUKS disk encryption and a version featuring ESAPI support for TPM tools.

“With the release of the TSS, we have reached a milestone for providing enhanced protection of embedded systems in areas such as industry, automotive, or smart home using the TPM 2.0,” said Andreas Fuchs, project leader at Fraunhofer SIT.

Availability

Application developers can use the OPTIGA™ TPM SLB 9670 Iridium boards offered by Infineon and download the TSS code via Github to get started right away. Source code packages for the Infineon AURIX™ as well as for Arduino microcontrollers will be released in due course.

More information about Infineon’s OPTIGA™ TPM is available at www.infineon.com/TPM.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Achieving Reliable Wireless IoT
Wireless connectivity is one of the most important aspects of any IoT design. In this episode of Chalk Talk, Amelia Dalton and Brandon Oakes from CEL discuss the best practices for achieving reliable wireless connectivity for IoT. They examine the challenges of IoT wireless connectivity, the factors engineers should keep in mind when choosing a wireless solution, and how you can utilize CEL wireless connectivity technologies in your next design.
Nov 28, 2023
19,384 views