industry news
Subscribe Now

Imperas Donates Latest RV32/64K Crypto (scalar) Architectural Validation Test Suites to the RISC-V Verification Ecosystem

Imperas developed test suites released as open source under the Apache 2.0 license

Oxford, United Kingdom, March 1st, 2021 — Imperas Software Ltd., the leader in RISC-V processor verification technology, today announced the release of the latest update to the RISC-V architectural validation test suites for the RV32/64K Crypto (scalar) extension. Developed in conjunction with the guidelines of the RISC-V International Architecture Tests SIG, Imperas has achieved an almost 100% functional coverage of the instructions based on the RISC-V Cryptographic Extensions task group’s functional coverage plan. The released tests support the RISC-V ISA Crypto specification proposed as the “K” extension, current draft spec 0.8.1, and will be updated as the spec is publicly reviewed and ratified.

Imperas has uploaded the new test suite to the official RISC-V International GitHub repository, available at https://github.com/riscv/riscv-arch-test, and the riscv-crypto repository is on GitHub at https://github.com/riscv/riscv-crypto.

In addition, Imperas has also updated the free RISC-V Open Virtual Platform Simulator, known as riscvOVPsimPlus™, as a reference Instruction Set Simulator (ISS) for users and developers of RISC V processor cores, with the new Crypto extensions, which is available on OVPworld.

“The new scalar cryptography extension for RISC-V is designed to be lightweight and to be suitable for 32- and 64-bit base architectures, from embedded, IoT class cores to large, application class cores,” said Richard Newell, Associate Technical Fellow at Microchip and Chair of the RISC-V International Cryptographic Extensions Task Group. “The working group coordinates the member driven contributions and we welcome the Imperas Crypto tests to support the early implementors and adopters.”

“The RISC-V open standard ISA offers a compatibility framework, yet has built-in flexibility across the specification envelope,” said Allen Baum of Esperanto Technologies, Inc., and Chair of the RISC-V International Architecture Test SIG. “The Imperas contribution of new Crypto extension tests is a welcome addition to the trusted test suite portfolio, supporting implementers with verification of their hardware.”

“RISC-V International’s mission is to support the adoption of RISC-V through industry-wide partnerships and collaboration,” said Mark Himelstein, CTO of RISC-V International. “The continued contributions, including the Imperas Open Source Architecture tests, are helping to ensure an ecosystem of compatibility that all members and users can build on.”

“As the lead implementors complete the verification phase of the Crypto extensions, a final test case is needed for architectural validation,” said Simon Davidmann, CEO at Imperas Software Ltd. “Imperas developed these test suites for our commercial users, and we are now pleased to offer these as open source to support the growing RISC-V Verification Ecosystem.”

The free riscvOVPsimPlus package including the test suites and functional coverage analysis are now available on OVPworld at www.ovpworld.org/riscvOVPsimPlus. The riscvOVPsimPlus solution is an entry ramp for development and verification and includes a proprietary freeware license from Imperas, which covers free commercial use as well as academic use. The simulator package also includes a complete open-source model licensed under the Apache 2.0 license.

Availability:
The RV32/64K Crypto (scalar) Architectural Validation Test Suites are available now on GitHub at https://github.com/riscv/riscv-arch-test

The free riscvOVPsimPlus package including many test suites and functional coverage analysis is available on OVPWorld at https://www.ovpworld.org/riscvOVPsimPlus/

About Imperas
Imperas is the leading provider of RISC-V processor models, hardware design verification solutions, and virtual prototypes for software simulation. Imperas, along with Open Virtual Platforms (OVP), promotes open source model availability for a spectrum of processors, IP vendors, CPU architectures, system IP and reference platform models of processors and systems ranging from simple single core bare metal platforms to full heterogeneous multi-core systems booting SMP Linux. All models are available from Imperas at www.imperas.com and the Open Virtual Platforms (OVP) website.
For more information about Imperas, please see www.imperas.com. Follow Imperas on LinkedIn, twitter @ImperasSoftware and YouTube.

Leave a Reply

featured blogs
Apr 14, 2021
By Simon Favre If you're not using critical area analysis and design for manufacturing to… The post DFM: Still a really good thing to do! appeared first on Design with Calibre....
Apr 14, 2021
You put your design through a multitude of tools for various transformations. Going back to formal verification in between every change to rely on your simulation tools can be a rigorous approach,... [[ Click on the title to access the full blog on the Cadence Community site...
Apr 14, 2021
Hybrid Cloud architecture enables innovation in AI chip design; learn how our partnership with IBM combines the best in EDA & HPC to improve AI performance. The post Synopsys and IBM Research: Driving Real Progress in Large-Scale AI Silicon and Implementing a Hybrid Clou...
Apr 13, 2021
The human brain is very good at understanding the world around us.  An everyday example can be found when driving a car.  An experienced driver will be able to judge how large their car is, and how close they can approach an obstacle.  The driver does not need ...

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

featured chalk talk

In-Chip Sensing and PVT Monitoring

Sponsored by Synopsys

In-chip monitoring can significantly alter the lifecycle management landscape. By taking advantage of modern techniques, today’s more complex designs can be optimized even after they are deployed. In this episode of Chalk Talk, Amelia Dalton chats with Stephen Crosher of Synopsys about silicon lifecycle management and how to take full advantage of the optimization opportunities available for scalability, reliability, and much more.

Click here for more information about in-chip monitoring and sensing