industry news
Subscribe Now

High Current and Cabling System from Amphenol Now Offers a Non-EMI Straight Plug Version

SurLok Plus 3.6mm 1500VDC and 5.7 and 8.0mm inline 1000VDC used to meet energy storage requirements and high-power connections and transfers
Technical Specifications
  • Single pole connector
  • 3.6mm 1500VDC non-EMI right angle plug version
  • 5.7 and 8.0mm inline 1000VDC for wire to wire connection
  • 3.6mm 1500VDC for high voltage application
  • High voltage applications up to 1500V
  • 3.6mm rated to 70A, 5.7mm rated to 120A, 8.0mm rated to 200A
  • Features RADSOK technology
  • Quick lock and release design
Endicott, N.Y. November 2021 – Amphenol Industrial Operations (AIO), continues to expand its SurLok Plus series and cabling system to fulfill the increasing demand for higher voltage interconnections within the energy storage, electric vehicle and battery charging markets. The 3.6mm SurLok Plus right angle connector, in 1500VDC voltage range, is an industry-leading product for 70A application power connections for battery and related control box applications. In order to meet 1000VDC voltage range application requirements, AIO added 5.7 and 8.0mm inline type connectors. These connectors feature a quick connect and locking system design that is ideal for power system connection applications.
Used to meet energy storage requirements
SurLok Plus is a single pole connector that can be used to meet energy storage requirements for high power connections and transfers. EMI shielding function is available for high voltage and current connections in the 1000V, 8.0mm size.
In addition to being ideal for use in energy storage, this new compact connector can also be used in electric vehicles, hybrid electric and/or EV within the heavy equipment market. Surlok Plus 3.6mm right angle 1500VDC and 5.7 and 8.0mm inline 1000VDC are reliable alternatives to common compression lugs.
Easy to mate and unmate
These robust, cost-effective connectors are easy to mate and unmate, featuring a keyway design to prevent incorrect mating. The Surlok Plus 3.6mm is rated 70A, while the 5.7mm and 8.0mm inline are rated to 120A, and 200A respectively.
The SurLok Plus offers a flexible, quick lock and press-to-release design to accommodate various dimensional constraints. The R4 RADSOK connector significantly increases amperage, while reducing insertion force, temperature rise and voltage drop. The Surlok Plus 3.6mm 1500VDC conforms to UL4128, while the 5.7mm and 8.0mm inline 1000VDC conforms to UL1977; a standard set for safety component connectors for use in data, signal, control and power applications.

Leave a Reply

featured blogs
Dec 2, 2021
Another six months have passed since we posted our last blog on Layout Verification. We are now happy to introduce some new videos around this topic especially around the next generation parasitic... [[ Click on the title to access the full blog on the Cadence Community site...
Dec 1, 2021
We discuss semiconductor lithography and the importance of women in engineering with Mariya Braylovska, Director of R&D for Custom Design & Manufacturing. The post Q&A with Mariya Braylovska, R&D Director, on the Joy of Solving Technical Challenges with a...
Nov 30, 2021
Have you ever wondered why Bill is a common nickname for William and Dick is a common nickname for Richard?...
Nov 8, 2021
Intel® FPGA Technology Day (IFTD) is a free four-day event that will be hosted virtually across the globe in North America, China, Japan, EMEA, and Asia Pacific from December 6-9, 2021. The theme of IFTD 2021 is 'Accelerating a Smart and Connected World.' This virtual event ...

featured video

Achronix VectorPath Accelerator Card Uses PCIe Gen4 x16 to Communicate with AMD Ryzen PC

Sponsored by Achronix

In this demonstration, the Achronix VectorPath™ accelerator card connects to an AMD Ryzen based PC using PCIe Gen4 x16 interface. The host PC issues commands to have the Speedster™7t FPGA on the VectorPath accelerator card write and read to external GDDR6 memory on the board. These data transactions are performed using the Speedster7t FPGA’s 2D network on chip or NoC which eliminates the need to write complex RTL code to design the host PC to GDDR6 memory interface.

Contact Achronix for a Demonstration of Speedster7t FPGA

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

3D-ICs are expected to have a broad impact on networking, graphics, AI/ML, and high-performance computing. While there’s interest in 3D-ICs, it’s still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this white paper to learn about 3D integration and packaging of multiple stacked dies, design challenges, ecosystem requirements, and needed solutions.

Click here to read more

featured chalk talk

WiFi 6 & 6E: Strengthening Smart Home Enablement

Sponsored by Mouser Electronics and Qorvo

Demands on WiFi are growing exponentially, and our aging standards and technology are struggling to keep up. Luckily, WiFi 6 and 6E represent a leap in WiFi capabilities for our systems. In this episode of Chalk Talk, Amelia Dalton chats with Tony Testa of Qorvo about the ins and outs of WiFi 6 and 6E with their increased speed, capacity, and efficiency.

Click here for more information about Qorvo Wi-Fi® 6 Solution