industry news
Subscribe Now

Efinix® Announces Trion® Titanium Tapeout at TSMC 16 nm Process Node

SANTA CLARA, Calif.–(BUSINESS WIRE)–Efinix®, an innovator in programmable product platforms and technology, today announced the tapeout of its Ti60 FPGA at TSMC’s 16 nm process node. The device is the first in the Trion® Titanium family and features the Quantum™ compute fabric for enhanced compute and acceleration capabilities. Titanium family devices offer 3x the operating frequency and occupy a quarter of the area when compared to the previous-generation Trion family devices. This makes them ideal for applications such as vision systems with embedded artificial intelligence and near data processing from data center to the edge.

“By making the Titanium family part of our groundbreaking RAP initiative, we are making Quantum technology with embedded RISC-V cores available to those markets. This will unlock the enormous potential of FPGAs and speed time to market in embedded solutions and ASSPs for near data and heterogeneous compute applications.”

Tweet this

“The Titanium family ushers in a new era of FPGAs at Efinix. With enhanced compute capabilities, faster speed, and tiny size, they will set new price performance points for embedded computing,” said Tony Ngai, Efinix co-founder, CTO, and SVP of engineering. “The low power dissipation of the Titanium family members makes them ideal for edge and near data applications where uncontrolled and harsh environments are commonplace.”

The Ti60 will immediately be available under the Reconfigurable Acceleration Platform (RAP) initiative in die form, as a licensable core, and as a traditional packaged FPGA. The RAP initiative makes Efinix FPGA technology readily available in a variety of packaging options facilitating System in Package (SiP) and highly integrated applications. RAP also offers a series of software abstractions to speed time to market with embedded accelerators for the RISC-V cores available on Efinix devices.

“Going forward, there are many markets such as wireless infrastructure and high volume ASSPs that are not well served by traditionally packaged FPGAs due to power and cost,” said Sammy Cheung, Efinix co-founder, CEO and president. “By making the Titanium family part of our groundbreaking RAP initiative, we are making Quantum technology with embedded RISC-V cores available to those markets. This will unlock the enormous potential of FPGAs and speed time to market in embedded solutions and ASSPs for near data and heterogeneous compute applications.”

Efinix is extending its collaborative relationship with TSMC beyond the 16 nm Titanium engagement and has started development activities on its next generation products in TSMC’s high performance 5 nm process node. Through these programs and the RAP initiative, Efinix will make Quantum cores available in 16 nm, 12 nm, and 5 nm process nodes and in densities ranging from 10K LEs to 5M LEs.

“We are pleased to collaborate with Efinix using our industry-leading manufacturing techniques to deliver the Trion Titanium to market,” said Lucas Tsai, Director of Business Management at TSMC North America. “We look forward to a continued partnership with Efinix to enable innovative high-density FPGA products with TSMC’s advanced process technologies.”

About Efinix

Efinix®, an innovator in programmable products, drives the future of edge AI computing with its Trion® and Trion Titanium FPGA silicon platforms. At the Trion family’s core is Efinix’s disruptive Quantum™ FPGA technology which delivers power, performance and area advantage over traditional FPGA technologies. Trion FPGAs, offering 4K to 500K logic elements, have a small form-factor, low-power, and are priced for high-volume production. Our Efinity® Integrated Development Environment provides a complete FPGA design suite from RTL to bitstream. With their Power-Performance-Area advantage, Trion FPGAs address applications such as custom logic, compute acceleration, machine learning and deep learning.

For more information, visit http://www.efinixinc.com.

Leave a Reply

featured blogs
Nov 24, 2020
The ICADVM20.1 and IC6.1.8 ISR15 production releases are now available for download at Cadence Downloads . For information on supported platforms and other release compatibility information, see the... [[ Click on the title to access the full blog on the Cadence Community si...
Nov 23, 2020
It'€™s been a long time since I performed Karnaugh map minimizations by hand. As a result, on my first pass, I missed a couple of obvious optimizations....
Nov 23, 2020
Readers of the Samtec blog know we are always talking about next-gen speed. Current channels rates are running at 56 Gbps PAM4. However, system designers are starting to look at 112 Gbps PAM4 data rates. Intuition would say that bleeding edge data rates like 112 Gbps PAM4 onl...
Nov 20, 2020
[From the last episode: We looked at neuromorphic machine learning, which is intended to act more like the brain does.] Our last topic to cover on learning (ML) is about training. We talked about supervised learning, which means we'€™re training a model based on a bunch of ...

featured video

AI SoC Chats: Scaling AI Systems with Die-to-Die Interfaces

Sponsored by Synopsys

Join Synopsys Interface IP expert Manmeet Walia to understand the trends around scaling AI SoCs and systems while minimizing latency and power by using die-to-die interfaces.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Reducing Radiated EMI

Sponsored by Maxim Integrated

This application note explains how to reduce the radiated EMI emission in the MAX38643 nanopower buck converter. It also explains the sources of EMI noise, and provides a few simple methods to reduce the radiated EMI and make the MAX38643 buck converter compliant to the CISPR32 standard Class B limit.

Click here to download the whitepaper

Featured Chalk Talk

Evaluation and Development Kits

Sponsored by Samtec

With signal integrity becoming increasingly challenging in today’s designs, interconnect is taking on a key role. In order to see how a particular interconnect solution will perform in our design, we really need hands-on evaluation of the technology. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about evaluation and development kits for high-speed interconnect solutions.

More information about Samtec Evaluation and Development Kits