industry news
Subscribe Now

Efinix® Announces Availability of Three RISC-V® SoCs

SANTA CLARA, Calif., June 02, 2020 (GLOBE NEWSWIRE) — Efinix®, an innovator in programmable product platforms and technology, today announced availability of a series of three software defined, SoCs based on the popular RISC-V® core.

The three designs have been optimized for Efinix’s Trion® family of FPGAs and provide a range of compute and I/O capabilities in devices from the T8 to the T120. To learn more, visit: https://www.efinixinc.com/products-riscv.html.

“RISC-V is a versatile and efficient embedded compute solution,” said Mark Oliver, senior director of marketing at Efinix.  “Based on Charles Papon’s powerful and efficient VexRiscv design, our Trion® family of SoCs delivers pre-optimized RISC-V cores across the entire Trion FPGA product line from the cost optimized T8 right up to the T120.  Users can now easily create and deploy entire SoCs including embedded compute, I/O and custom functionality.”

For ease of use, the SoCs are preconfigured with a RISC-V core, memory, a range of I/O and have interfaces for embedding user functions.  In this way, designers can easily create entire systems that include embedded compute and user defined accelerators within the same FPGA.

“Since winning the RISC-V Soft CPU contest in 2018 and the Linux support addition, the VexRiscv core has been rising in popularity inside the open source community,” said Charles Papon, the designer of VexRiscv.  “Optimizing the core into pre-defined configurations on the Trion family of FPGAs will give a much larger number of designers a turnkey and cost-effective way to access the power of the core in a broad variety of system designs.”

Efinix RISC-V SoCs come with a complete set of tools for compiling and debugging application code on the RISC-V core along with example applications and tutorials.  They are compatible with the entire suite of Efinix development and evaluation boards and can be instantiated using the standard Efinity® tool flow.

About Efinix

Efinix®, an innovator in programmable products, drives the future of edge AI computing with its Trion® FPGA silicon platform. At the Trion FPGA’s core is Efinix’s disruptive Quantum™ FPGA technology which delivers a 4X Power-Performance-Area advantage over traditional FPGA technologies. Trion FPGAs, offering 4K to 200K logic elements, have a small form-factor, low-power, and are priced for high-volume production. Our Efinity® Integrated Development Environment provides a complete FPGA design suite from RTL to bitstream. With their Power-Performance-Area advantage, Trion FPGAs address applications such as custom logic, compute acceleration, machine learning and deep learning. Through Efinity, our customers can seamlessly migrate FPGA or full system into Quantum ASIC for ultra-high-volume production.

For more information, visit http://www.efinixinc.com.

Leave a Reply

featured blogs
Jun 1, 2023
In honor of Pride Month, members of our Synopsys PRIDE employee resource group (ERG) share thoughtful lessons on becoming an LGBTQIA+ ally and more. The post Pride Month 2023: Thoughtful Lessons from the Synopsys PRIDE ERG appeared first on New Horizons for Chip Design....
Jun 1, 2023
It's been 40 years since Jim Solomon, Richard Newton and Alberto Sangiovanni-Vincentelli co-founded SDA Systems, a physical IC design tools company that became Cadence. Most want to measure this year as the 35 th birthday of Cadence, marked by the merger of SDA Systems and EC...
May 8, 2023
If you are planning on traveling to Turkey in the not-so-distant future, then I have a favor to ask....

featured video

Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF Architect

Sponsored by Synopsys

Learn to translate a high-level power intent from CSV to a consumable UPF across a typical ASIC design flow using Verdi UPF Architect. Power Architect can focus on the efficiency of the Power Intent instead of worrying about Syntax & UPF Semantics.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured contest

Join the AI Generated Open-Source Silicon Design Challenge

Sponsored by Efabless

Get your AI-generated design manufactured ($9,750 value)! Enter the E-fabless open-source silicon design challenge. Use generative AI to create Verilog from natural language prompts, then implement your design using the Efabless chipIgnite platform - including an SoC template (Caravel) providing rapid chip-level integration, and an open-source RTL-to-GDS digital design flow (OpenLane). The winner gets their design manufactured by eFabless. Hurry, though - deadline is June 2!

Click here to enter!

featured chalk talk

Challenges of Multi-Connectivity Asset Tracking
Multi-connectivity asset tracking is a critical element of our modern supply chain. In this episode of Chalk Talk, Colin Ramrattan and Manuel Cantone from STMicroelectronics and Amelia Dalton discuss the common needs required for asset tracking today, why low power processing is vital for these kind of applications, and how STMicroelectronics ASTRA platform can help you get started on your next asset tracking design.
Feb 20, 2023
13,222 views