industry news
Subscribe Now

DVCon U.S. 2021 Advance Program Available & Early Registration Open

Virtual conference and expo to offer many opportunities to learn and connect over four days

Gainesville, FL —December 2, 2020 —The virtual 2021 Design and Verification Conference and Exhibition (DVCon) U.S. advance program is now available online and registration is open. DVCon U.S will be held March 1-4, 2021 on a virtual platform. Sponsored by Accellera Systems Initiative, DVCon U.S. will offer attendees a combination of recorded presentations and a live Q&A to provide an interactive, high-quality virtual experience.

“We are very excited about the virtual program we’re able to offer DVCon U.S. 2021 attendees,” stated Aparna Dey, DVCon U.S. 2021 General Chair. “Our steering committee has developed a program filled with in-depth technical material for practicing design and verification engineers, EDA developers and design mangers. Attendees of the 33rd annual DVCon U.S. can learn about both practical solutions to address their current design challenges as well as preview new technologies that will help them in the near future. Additionally, the virtual conference structure itself offers attendees variety and flexibility, with a combination of live streaming and recorded presentations, so attendees can view certain sessions on demand. We’re very pleased that we received record speaker submissions for technical papers, panels, tutorials and short workshops, which allows us to offer a very comprehensive technical program.”

The conference begins on Monday, March 1 with Accellera Day featuring a tutorial focused on the upcoming Portable Test and Stimulus Standard 2.0, as well as five short workshops from Accellera working groups and eight sponsored short workshops.

This year’s keynote, “Computational Logistics for System and Software Verification,” will be given by Dr. Paul Cunningham, corporate vice president and general manager of the system verification group at Cadence Design Systems, Inc. In his presentation, Dr. Cunningham will introduce the concept of verification throughput and highlight the significant opportunities we have as an industry to dramatically improve verification throughput on modern SoC designs.

There will be two panel sessions on Wednesday, March 3: “Verification in the Open-Source Era,” and “Chip Design on Cloud – from Pipe Dream to Preeminence.” Both panels will offer attendees an opportunity to ask questions during a live Q&A.

Attendees can choose from a broad selection of 42 papers, four tutorials, approximately 15 posters, two panels and 19 short workshops over the course of the four-day technical conference and exhibition.

The interactive Expo will be open Tuesday and Wednesday from 2:00pm to 5:00pm and from noon to 2:00pm on Thursday. In addition to the Expo, there will be virtual coffee breaks and networking opportunities to give attendees many opportunities to meet online with peers and experts in the design and verification community.

For the complete DVCon U.S. 2021 schedule, including a list of tutorials, short workshops, panels, posters, and virtual events, visit the program agenda.

Advance registration rates are available through January 31, 2021. For more information and to register, visit the registration page.

To view the papers and presentations from the DVCon U.S. 2020 follow up virtual conference, including some with audio recordings, visit https://2020.dvcon-virtual.org/.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors events in China, Europe and India. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon_us on Twitter or to comment, please use #dvcon_us.

Leave a Reply

featured blogs
Jan 27, 2021
Here at the Cadence Academic Network, it is always important to highlight the great work being done by professors, and academia as a whole. Now that AWR software solutions is a part of Cadence, we... [[ Click on the title to access the full blog on the Cadence Community site...
Jan 27, 2021
Super-size. Add-on. Extra. More. We see terms like these a lot, whether at the drive through or shopping online. There'€™s always something else you can add to your order or put in your cart '€“ and usually at an additional cost. Fairly certain at this point most of us kn...
Jan 27, 2021
Cloud computing security starts at hyperscale data centers; learn how embedded IDE modules protect data across interfaces including PCIe 5.0 and CXL 2.0. The post Keeping Hyperscale Data Centers Safe from Security Threats appeared first on From Silicon To Software....
Jan 25, 2021
In which we meet the Photomath calculator, which works with photos of your equations, and the MyScript calculator, which allows you to draw equations with your finger....

featured paper

Speeding Up Large-Scale EM Simulation of ICs Without Compromising Accuracy

Sponsored by Cadence Design Systems

With growing on-chip RF content, electromagnetic (EM) simulation of passives is critical — from selecting the right RF design candidates to detecting parasitic coupling. Being on-chip, accurate EM analysis requires a tie in to the process technology with process design kits (PDKs) and foundry-certified EM simulation technology. Anything short of that could compromise the RFIC’s functionality. Learn how to get the highest-in-class accuracy and 10X faster analysis.

Click here to download the whitepaper

Featured Chalk Talk

Introducing Google Coral

Sponsored by Mouser Electronics and Google

AI inference at the edge is exploding right now. Numerous designs that can’t use cloud processing for AI tasks need high-performance, low-power AI acceleration right in their embedded designs. Wouldn’t it be cool if those designs could have their own little Google TPU? In this episode of Chalk Talk, Amelia Dalton chats with James McKurkin of Google about the Google Coral edge TPU.

More information about Coral System on Module