industry news
Subscribe Now

DVCon Europe Announces two extra Keynotes and full Technical Program

Virtual event incorporates Virtual Experience Rooms for easy networking

Munich, Germany – 6th October, 2020 – The Design and Verification Conference & Exhibition Europe (DVCon Europe), sponsored by Accellera Systems Initiative, has announced two new keynote speakers and a full technical program.  The 2020 conference has been transformed into a virtual event, incorporating a Virtual Reality 3D world for easy networking, and will be held from October 27th to 28th 2020. Registration is now open and a discount applies until October 22nd. In addition, 30 free academic passes will be offered to university students across Europe.

Technical Program and Virtual Experience Rooms

The conference covers, in addition to the four keynote speakers, a strong technical program with 24 papers, 11 posters, 13 tutorials and two panels. The conference highlights are available here: https://dvcon-europe.org/conference-highlights .  In parallel to the main program, which uses a regular web-based conferencing system, DVCon Europe aims to introduce a true virtual 3D experience by hosting various Virtual Experience Rooms.  This virtual venue will be used for the poster sessions and to enable interaction, collaboration and networking during coffee breaks and to encourage discussions amongst participants outside of the presentation sessions.

Keynotes from Industry Luminaries

The two new keynotes are from Dr Mike Mayberry, Chief Technology Officer at Intel Corporation, who will present: ‘The Future of Compute: Verification in the Era of Heterogeneous Design’, and Moshe Zalcberg, Chief Executive Officer of Veriest Solutions, whose presentation is entitled:  ‘I like being surrounded by good ideas: any good ideas we can borrow from the software world?’  These join previously announced keynotes from Victoria (Vicki) Mitchell, VP Systems Engineering at Arm, and Dr. Matthias Traub, Head of Architecture and Technologies at Volkswagen.  Vicki Mitchell’s keynote will be entitled ‘The Benefits of Hardware DevOps’, and Dr. Matthias Traub will present ‘Challenges of a Sustainable Innovative Automotive Computing Architecture’.

Joachim Geishauser, General Chair of DVCon Europe, explained that the keynotes match the aim of the conference; to bring hardware and software engineers together. “The keynote speakers will be sharing their insights into the adoption of new methodologies and verification approaches and will discuss how the formerly separated disciplines of hardware and software are being adapted to a new ‘system thinking’.”

The detailed keynote abstracts and biographies of the keynote speakers are available here:  https://dvcon-europe.org/keynote-speakers

ABOUT DVCON EUROPE

The Design and Verification Conference & Exhibition in Europe (DVCon Europe) is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, and one of several DVCon events around the globe, DVCon Europe brings chip architects, design & verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design. For more details, visit www.dvcon-europe.org. Follow #dvconeurope on Twitter.

ABOUT ACCELLERA SYSTEMS INITIATIVE

Accellera Systems Initiative (Accellera) is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit accellera.org. For membership information, please email membership@accellera.org. Follow @accellera on Twitter or to comment, please use #accellera.

Leave a Reply

featured blogs
Oct 22, 2021
Voltus TM IC Power Integrity Solution is a power integrity and analysis signoff solution that is integrated with the full suite of design implementation and signoff tools of Cadence to deliver the... [[ Click on the title to access the full blog on the Cadence Community site...
Oct 21, 2021
We share AI chip design insights from AI Hardware Summit 2021, including wafer scale AI accelerator chips, high-bandwidth memory interfaces, and custom SoCs. The post 4 Futuristic Design Takeaways from the AI Hardware Summit 2021 appeared first on From Silicon To Software....
Oct 20, 2021
I've seen a lot of things in my time, but I don't think I was ready to see a robot that can walk, fly, ride a skateboard, and balance on a slackline....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

Imagination Uses Cadence Digital Full Flow for GPU Development

Sponsored by Cadence Design Systems

Learn how Imagination Technologies uses the latest Cadence digital design and simulation solutions to deliver leading-edge GPU technology for automotive, mobile, and data center products.

Click here to learn more about Cadence’s digital design and signoff solutions

featured paper

How to Double the Battery Life of Your Electrochemical Sensor Using a 1V Op Amp for Longer Runtime

Sponsored by Maxim Integrated (now part of Analog Devices)

In this Design Solution, a novel architecture for powering an ethanol sensor is presented. This architecture uses a MAX40108 1V op amp to extend the battery life by more than 40% by substantially reducing both the standby current and the average current in active mode.

Click to read more

featured chalk talk

SN1000 SmartNIC

Sponsored by Xilinx

Cloud providers face a variety of challenges with moving data from one place to another. In modern data centers, flexibility is a key consideration - on par with performance. Software-defined hardware acceleration offers a major breakthrough in flexibility. In this episode of Chalk Talk, Amelia Dalton chats with Kartik Srinivasan of Xilinx about the details of Smart NICs with the new Alveo SN1000 with composable hardware.

Click here for more information about the Alveo SN1000 - The Composable SmartNIC