industry news
Subscribe Now

DVCon Europe Announces First Keynotes for 2021 Show

Munich, Germany – 5th August 2021- The Design and Verification Conference & Exhibition Europe (DVCon Europe), sponsored by Accellera Systems Initiative, has announced its first two keynote speakers, Rashid Attar, VP, Engineering, Qualcomm Technologies, and Satish Sundaresan, Managing Director, Elektrobit India.  The event will be held virtually on October 26th and 27th, with SystemC Evolution Day on the 28th.

Rashid Attar’s keynote will be entitled ‘The Future of Hardware Innovations for AI Systems’, while Satish Sundaresan will present ‘Take a Leap: Virtualization in Future Development’.  Between them, the two presentations will discuss the increasing technical capabilities for autonomous driving and examine how we should embrace virtualization.

Sumit Jha, General Chair of DVCon Europe, said, “Inspiring and intriguing keynotes from industry leaders have been one of the main attractions at DVCon Europe over the years.  We are very pleased to have Rashid and Satish on board and it will be great to get their insights into these trending topics.”

Rashid Attar joined Qualcomm in 1996 and is head of the ASIC/HW research and development department, focusing on 5G and beyond RF; ultra-low power platform for always ON processors, processors and accelerators; and antenna systems.  He is also Head of Engineering for Qualcomm’s Cloud/Edge AI Inference Accelerator program and holds nearly 200 US patents.

Satish Sundaresan heads Elektrobit India’s subsidiary based in Bengaluru. The India centre is a research and development location for Elektrobit and Satish also heads a global product development team in the validation space for Advanced Driver Assistance.  Prior to Elektrobit, Satish managed large global programs, whilst leading India-based research and development centres across automotive electronics and IT operations.

The 2021 conference will include virtual papers, tutorials and panels focused on sharing best practices and industrial application of design and verification methodologies, languages and standards in areas such as:  system-level and software design, model-based and model-supported software design, verification and validation, IP reuse and design automation, functional safety and security, and mixed-signal and low-power design and verification.

Industry themes and trends such as digital twin, machine learning, RISC-V, next generation automotive and 5G will be highlighted.

ABOUT DVCON EUROPE

The Design and Verification Conference & Exhibition in Europe (DVCon Europe) is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, and one of several DVCon events around the globe, DVCon Europe brings chip architects, design & verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design. For more details, visit www.dvcon-europe.org. Follow #dvconeurope on Twitter.

ABOUT ACCELLERA SYSTEMS INITIATIVE

Accellera Systems Initiative (Accellera) is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit accellera.org. For membership information, please email membership@accellera.org. Follow @accellera on Twitter or to comment, please use #accellera.

ACCELLERA GLOBAL SPONSORS: Cadence; Mentor, A Siemens Business; Synopsys

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Power High-Performance Applications with Renesas RA8 Series MCUs
Sponsored by Mouser Electronics and Renesas
In this episode of Chalk Talk, Amelia Dalton and Kavita Char from Renesas explore the first 32-bit MCUs based on the new Arm® Cortex® -M85 core. They investigate how these new MCUs bridge the gap between MCUs and MPUs, the advanced security features included in this new MCU portfolio, and how you can get started using the Renesas high performance RA8 series in your next design. 
Jan 9, 2024
14,933 views