industry news
Subscribe Now

DVCon Europe Announces First Keynotes for 2021 Show

Munich, Germany – 5th August 2021- The Design and Verification Conference & Exhibition Europe (DVCon Europe), sponsored by Accellera Systems Initiative, has announced its first two keynote speakers, Rashid Attar, VP, Engineering, Qualcomm Technologies, and Satish Sundaresan, Managing Director, Elektrobit India.  The event will be held virtually on October 26th and 27th, with SystemC Evolution Day on the 28th.

Rashid Attar’s keynote will be entitled ‘The Future of Hardware Innovations for AI Systems’, while Satish Sundaresan will present ‘Take a Leap: Virtualization in Future Development’.  Between them, the two presentations will discuss the increasing technical capabilities for autonomous driving and examine how we should embrace virtualization.

Sumit Jha, General Chair of DVCon Europe, said, “Inspiring and intriguing keynotes from industry leaders have been one of the main attractions at DVCon Europe over the years.  We are very pleased to have Rashid and Satish on board and it will be great to get their insights into these trending topics.”

Rashid Attar joined Qualcomm in 1996 and is head of the ASIC/HW research and development department, focusing on 5G and beyond RF; ultra-low power platform for always ON processors, processors and accelerators; and antenna systems.  He is also Head of Engineering for Qualcomm’s Cloud/Edge AI Inference Accelerator program and holds nearly 200 US patents.

Satish Sundaresan heads Elektrobit India’s subsidiary based in Bengaluru. The India centre is a research and development location for Elektrobit and Satish also heads a global product development team in the validation space for Advanced Driver Assistance.  Prior to Elektrobit, Satish managed large global programs, whilst leading India-based research and development centres across automotive electronics and IT operations.

The 2021 conference will include virtual papers, tutorials and panels focused on sharing best practices and industrial application of design and verification methodologies, languages and standards in areas such as:  system-level and software design, model-based and model-supported software design, verification and validation, IP reuse and design automation, functional safety and security, and mixed-signal and low-power design and verification.

Industry themes and trends such as digital twin, machine learning, RISC-V, next generation automotive and 5G will be highlighted.

ABOUT DVCON EUROPE

The Design and Verification Conference & Exhibition in Europe (DVCon Europe) is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, and one of several DVCon events around the globe, DVCon Europe brings chip architects, design & verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design. For more details, visit www.dvcon-europe.org. Follow #dvconeurope on Twitter.

ABOUT ACCELLERA SYSTEMS INITIATIVE

Accellera Systems Initiative (Accellera) is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit accellera.org. For membership information, please email membership@accellera.org. Follow @accellera on Twitter or to comment, please use #accellera.

ACCELLERA GLOBAL SPONSORS: Cadence; Mentor, A Siemens Business; Synopsys

Leave a Reply

featured blogs
Mar 28, 2023
In this user case, Marintek uses Fidelity Fine/Marine and Hexpress for resistance curve prediction of a planning hull and its validation against the model test cases. Team Involved End User: Eloïse Croonenborghs, Research Scientist at MARINTEK, Maritime division, Trondhe...
Mar 23, 2023
Explore AI chip architecture and learn how AI's requirements and applications shape AI optimized hardware design across processors, memory chips, and more. The post Why AI Requires a New Chip Architecture appeared first on New Horizons for Chip Design....
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

In-Cabin Monitoring Systems (ICMS) Using Automotive Short Range Radar
Sponsored by Infineon
Worldwide regulation and legislation is driving a demand for automotive in-cabin monitoring systems. In this episode of Chalk Talk, Michael Thomas and Amelia Dalton investigate how short range radar can be utilized for a variety of in-cabin monitoring systems. They also examine the implementation of these different systems and how Infineon’s low-cost and low power radar solutions could make our vehicles safer than ever before.
Nov 1, 2022
19,154 views