industry news
Subscribe Now

DVCon Europe Announces First Keynotes for 2021 Show

Munich, Germany – 5th August 2021- The Design and Verification Conference & Exhibition Europe (DVCon Europe), sponsored by Accellera Systems Initiative, has announced its first two keynote speakers, Rashid Attar, VP, Engineering, Qualcomm Technologies, and Satish Sundaresan, Managing Director, Elektrobit India.  The event will be held virtually on October 26th and 27th, with SystemC Evolution Day on the 28th.

Rashid Attar’s keynote will be entitled ‘The Future of Hardware Innovations for AI Systems’, while Satish Sundaresan will present ‘Take a Leap: Virtualization in Future Development’.  Between them, the two presentations will discuss the increasing technical capabilities for autonomous driving and examine how we should embrace virtualization.

Sumit Jha, General Chair of DVCon Europe, said, “Inspiring and intriguing keynotes from industry leaders have been one of the main attractions at DVCon Europe over the years.  We are very pleased to have Rashid and Satish on board and it will be great to get their insights into these trending topics.”

Rashid Attar joined Qualcomm in 1996 and is head of the ASIC/HW research and development department, focusing on 5G and beyond RF; ultra-low power platform for always ON processors, processors and accelerators; and antenna systems.  He is also Head of Engineering for Qualcomm’s Cloud/Edge AI Inference Accelerator program and holds nearly 200 US patents.

Satish Sundaresan heads Elektrobit India’s subsidiary based in Bengaluru. The India centre is a research and development location for Elektrobit and Satish also heads a global product development team in the validation space for Advanced Driver Assistance.  Prior to Elektrobit, Satish managed large global programs, whilst leading India-based research and development centres across automotive electronics and IT operations.

The 2021 conference will include virtual papers, tutorials and panels focused on sharing best practices and industrial application of design and verification methodologies, languages and standards in areas such as:  system-level and software design, model-based and model-supported software design, verification and validation, IP reuse and design automation, functional safety and security, and mixed-signal and low-power design and verification.

Industry themes and trends such as digital twin, machine learning, RISC-V, next generation automotive and 5G will be highlighted.

ABOUT DVCON EUROPE

The Design and Verification Conference & Exhibition in Europe (DVCon Europe) is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, and one of several DVCon events around the globe, DVCon Europe brings chip architects, design & verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design. For more details, visit www.dvcon-europe.org. Follow #dvconeurope on Twitter.

ABOUT ACCELLERA SYSTEMS INITIATIVE

Accellera Systems Initiative (Accellera) is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit accellera.org. For membership information, please email membership@accellera.org. Follow @accellera on Twitter or to comment, please use #accellera.

ACCELLERA GLOBAL SPONSORS: Cadence; Mentor, A Siemens Business; Synopsys

Leave a Reply

featured blogs
Oct 22, 2021
Voltus TM IC Power Integrity Solution is a power integrity and analysis signoff solution that is integrated with the full suite of design implementation and signoff tools of Cadence to deliver the... [[ Click on the title to access the full blog on the Cadence Community site...
Oct 21, 2021
We share AI chip design insights from AI Hardware Summit 2021, including wafer scale AI accelerator chips, high-bandwidth memory interfaces, and custom SoCs. The post 4 Futuristic Design Takeaways from the AI Hardware Summit 2021 appeared first on From Silicon To Software....
Oct 20, 2021
I've seen a lot of things in my time, but I don't think I was ready to see a robot that can walk, fly, ride a skateboard, and balance on a slackline....
Oct 4, 2021
The latest version of Intel® Quartus® Prime software version 21.3 has been released. It introduces many new intuitive features and improvements that make it easier to design with Intel® FPGAs, including the new Intel® Agilex'„¢ FPGAs. These new features and improvements...

featured video

What are V³Link SerDes?

Sponsored by Texas Instruments

V³Link ICs are ultra-low latency SerDes that aggregate video, clock, control and GPIO data into a single-wire bidirectional bridge between industry-standard interfaces. Vision-based designs can use V³Link devices to achieve higher resolution, extend cable reach up to 15 meters and reduce system size, weight and power. Learn about the basics of V³Link technology and explore typical applications for V³Link in this training video.

Click here for more information

featured paper

System-Level Benefits of the Versal Platform

Sponsored by Xilinx

This white paper provides both a qualitative and quantitative analysis of Versal ACAP system-level capabilities for a host of markets ranging from cloud to wired networking and 5G wireless infrastructure. Learn how the Versal architecture delivers best-in-class performance/watt leadership over competing 10nm FPGA architectures in end-applications such as AI compute accelerator, 5G Massive MIMO, network accelerator, smart SSDs, and multi-terabit SmartPHY—supported with data that can be validated with public tools.

Click to read more

featured chalk talk

Traveo II Microcontrollers for Automotive Solutions

Sponsored by Mouser Electronics and Infineon

Today’s automotive designs are more complicated than ever, with a slew of safety requirements, internal memory considerations, and complicated power issues to consider. In this episode of Chalk Talk, Amelia Dalton chats with Marcelo Williams Silva from Infineon about the Traveo™ II Microcontrollers that deal with all of these automotive-related challenges with ease. Amelia and Marcelo take a closer look at how the power efficiency, smart IO signal paths, and over the air firmware updates included with this new MCU family will make all the time-saving difference in your next automotive design.

Click here for more information about Cypress Semiconductor Traveo™ II 32-bit Arm Automotive MCUs